DM74LS169A 반도체 회로 부품 판매점
Synchronous 4-Bit Up/Down Binary Counter
|
|
 Fairchild Semiconductor |
April 1998
DM74LS169A
Synchronous 4-Bit Up/Down Binary Counter
General Description
This synchronous presettable counter features an internal
carry look-ahead for cascading in high-speed counting appli-
cations. Synchronous operation is provided by having all
flip-flops clocked simultaneously, so that the outputs all
change at the same time when so instructed by the
count-enable inputs and internal gating. This mode of opera-
tion helps eliminate the output counting spikes that are nor-
mally associated with asynchronous (ripple clock) counters.
A buffered clock input triggers the four master-slave flip-flops
on the rising edge of the clock waveform.
This counter is fully programmable; that is, the outputs may
each be preset either high or low. The load input circuitry al-
lows loading with the carry-enable output of cascaded
counters. As loading is synchronous, setting up a low level at
the load input disables the counter and causes the outputs to
agree with the data inputs after the next clock pulse.
The carry look-ahead circuitry permits cascading counters
for n-bit synchronous applications without additional gating.
Both count-enable inputs (P and T) must be low to count.
The direction of the count is determined by the level of the
up/down input. When the input is high, the counter counts
up; when low, it counts down. Input T is fed forward to enable
the carry outputs. The carry output thus enabled will produce
a low-level output pulse with a duration approximately equal
to the high portion of the QA output when counting up, and
approximately equal to the low portion of the QA output when
counting down. This low-level overflow carry pulse can be
used to enable successively cascaded stages. Transitions at
the enable P or T inputs are allowed regardless of the level
of the clock input. All inputs are diode clamped to minimize
transmission-line effects, thereby simplifying system design.
This counter features a fully independent clock circuit.
Changes at control inputs (enable P, enable T, load, up/
down), which modify the operating mode, have no effect until
clocking occurs. The function of the counter (whether en-
abled, disabled, loading, or counting) will be dictated solely
by the conditions meeting the stable setup and hold times.
Features
n Fully synchronous operation for counting and
programming.
n Internal look-ahead for fast counting.
n Carry output for n-bit cascading.
n Fully independent clock circuit
Connection Diagram
Dual-In-Line Package
DS006401-1
Order Number 54LS169DMQB, 54LS169FMQB, 54LS169LMQB,
DM54LS169AJ, DM54LS169AW, DM74LS169AM or DM74LS169AN
See Package Number E20A, J16A, M16A, N16E or W16A
© 1998 Fairchild Semiconductor Corporation DS006401
www.fairchildsemi.com
Absolute Maximum Ratings (Note 1)
Supply Voltage
Input Voltage
Operating Free Air Temperature Range
7V
7V
DM54LS and 54LS
DM74LS
Storage Temperature Range
−55˚C to +125˚C
0˚C to +70˚C
−65˚C to +150˚C
Recommended Operating Conditions
Symbol
Parameter
DM54LS169A
DM74LS169A
Units
Min Nom
Max
Min Nom Max
VCC Supply Voltage
VIH High Level Input Voltage
VIL Low Level Input Voltage
IOH High Level Output Current
IOL Low Level Output Current
fCLK Clock Frequency (Note 2)
Clock Frequency (Note 3)
4.5 5
5.5 4.75 5 5.25
V
22
V
0.7 0.8 V
−0.4
−0.4
mA
4 8 mA
0 25 0
25 MHz
0 20 0
20 MHz
tW Clock Pulse Width (Note 4)
tSU Setup Time
Data
(Note 4)
Enable
25
20
20
25
20
20
ns
T or P
ns
Load
25
25
U/D 30
30
tH Hold Time (Note 4)
0
0
ns
TA Free Air Operating Temperature
−55
125 0
70 ˚C
Note 1: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these
limits. The parametric values defined in the “Electrical Characteristics” table are not guaranteed at the absolute maximum ratings. The “Recommended Operating
Conditions” table will define the conditions for actual device operation.
Note 2: CL = 15 pF, RL = 2 kΩ, TA = 25˚C and VCC = 5V.
Note 3: CL = 50 pF, RL = 2 kΩ, TA = 25˚C and VCC = 5V.
Note 4: TA = 25˚C and VCC = 5V.
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Symbol
Parameter
Conditions
Min Typ
Max
(Note 5)
VI
Input Clamp Voltage
VCC = Min, II = −18 mA
−1.5
VOH
High Level Output
VCC = Min, IOH = Max
DM54
2.5 3.4
Voltage
VIL = Max, VIH = Min
DM74
2.7 3.4
VOL Low Level Output
VCC = Min, IOL = Max
DM54
0.25
0.4
Voltage
VIL = Max, VIH = Min
DM74
0.35
0.5
IOL = 4 mA, VCC = Min
DM74
0.25
0.4
II
Input Current @ Max
VCC = Max
Enable T
0.2
Input Voltage
VI = 7V
Others
0.1
IIH High Level Input VCC = Max
Enable T
40
Current
VI = 2.7V
Others
20
IIL Low Level Input
VCC = Max
Enable T
−0.8
Current
VI = 0.4V
Others
−0.4
IOS Short Circuit
VCC = Max
DM54
−20
−100
Output Current
(Note 6)
DM74
−20
−100
ICC Supply Current
VCC = Max(Note 7)
20 34
Note 5: All typicals are at VCC = 5V and TA = 25˚C.
Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Note 7: ICC is measured after a momentary 4.5V, then ground, is applied to the CLOCK with all other inputs grounded and all the outputs open.
www.fairchildsemi.com
2
Units
V
V
V
mA
µA
mA
mA
mA
|
PDF 파일 내의 페이지 : 총 8 페이지
제조업체: Fairchild Semiconductor
( fairchild )
DM74LS169A data
데이터시트 다운로드 :
[ DM74LS169A.PDF ]
[ DM74LS169A 다른 제조사 검색 ]
국내 전력반도체 판매점
상호 : 아이지 인터내셔날
전화번호 : 051-319-2877
[ 홈페이지 ]
IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈
( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )
전력반도체 문의 : 010-3582-2743
관련 데이터시트
DM74LS169A
Synchronous 4-Bit Up/Down Binary Counter - Fairchild Semiconductor
DM74LS169A
Synchronous 4-Bit Up/Down Binary Counter - National Semiconductor
DM74LS169A
54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up/Down Binary Counter (Rev. A) - Texas Instruments