PDF AS7C251MPFS18A Data sheet ( Hoja de datos )

Número de pieza	AS7C251MPFS18A
Descripción	2.5V 1M x 18 pipelined burst synchronous SRAM
Fabricantes	Alliance Semiconductor Corporation
Logotipo
Hay una vista previa y un enlace de descarga de AS7C251MPFS18A (archivo pdf) en la parte inferior de esta página. Total 19 Páginas
No Preview Available ! December 2004 AS7C251MPFS18A ® 2.5V 1M x 18 pipelined burst synchronous SRAM Features • Organization: 1,048,576 x18 bits • Fast clock speeds to 166 MHz • Fast clock to data access: 3.5/3.8 ns • Fast OE access time: 3.5/3.8 ns • Fully synchronous register-to-register operation • Single-cycle deselect • Asynchronous output enable control • Available 100-pin TQFP package www.DataSheet4U.com • Individual byte write and global write • Multiple chip enables for easy expansion • 2.5V core power supply • Linear or interleaved burst control • Snooze mode for reduced power-standby • Common data inputs and data outputs Logic block diagram CLK ADV ADSC ADSP A[19:0] GWE BWb BWE BWa CCEE01 CE2 ZZ OE 20 Power down LBO CLK CS Burst logic CLR D Q 20 CS Address register CLK 18 20 1M x 18 Memory array 18 18 D DQb Q BryetgeisWterriste CLK D DQa Q BryetgeisWterriste CLK D Enable Q register CE CLK D Enable Q redgeilsatyer CLK 2 OE Output registers CLK Input registers CLK 18 DQ[a,b] Selection guide Minimum cycle time Maximum clock frequency Maximum clock access time Maximum operating current Maximum standby current Maximum CMOS standby current (DC) -166 -133 Units 6 7.5 ns 166 133 MHz 3.5 3.8 ns 290 270 mA 85 75 mA 40 40 mA 12/23/04, v. 2.2 Alliance Semiconductor 1 of 19 Copyright © Alliance Semiconductor. All rights reserved. 1 page AS7C251MPFS18A ® Signal descriptions Signal CLK A,A0,A1 DQ[a,b] CE0 CE1, CE2 www.DataSheet4U.com ADSP ADSC ADV GWE BWE BW[a,b] OE LBO ZZ NC I/O Properties Description I CLOCK Clock. All inputs except OE, ZZ, and LBO are synchronous to this clock. I SYNC Address. Sampled when all chip enables are active and when ADSC or ADSP are asserted. I/O SYNC Data. Driven as output when the chip is enabled and when OE is active. I SYNC Master chip enable. Sampled on clock edges when ADSP or ADSC is active. When CE0 is inactive, ADSP is blocked. Refer to the “Synchronous truth table” for more information. I SYNC Synchronous chip enables. Active HIGH and active LOW, respectively. Sampled on clock edges when ADSC is active or when CE0 and ADSP are active. I SYNC Address strobe processor. Asserted LOW to load a new bus address or to enter standby mode. I SYNC Address strobe controller. Asserted LOW to load a new address or to enter standby mode. I SYNC Advance. Asserted LOW to continue burst read/write. I SYNC Global write enable. Asserted LOW to write all 32/36 and 18 bits. When HIGH, BWE and BW[a,b] control write enable. I SYNC Byte write enable. Asserted LOW with GWE HIGH to enable effect of BW[a,b] inputs. Write enables. Used to control write of individual bytes when GWE is HIGH and BWE is I SYNC LOW. If any of BW[a,b] is active with GWE HIGH and BWE LOW, the cycle is a write cycle. If all BW[a,b] are inactive, the cycle is a read cycle. I ASYNC Asynchronous output enable. I/O pins are driven when OE is active and the chip is in read mode. I STATIC Selects Burst mode. When tied to VDD or left floating, device follows interleaved Burst order. When driven LOW, device follows linear Burst order. This signal is internally pulled High. I ASYNC Sleep. Places device in LOW power mode; data is retained. Connect to GND if unused. - - No connect Snooze Mode SNOOZE MODE is a low current, power-down mode in which the device is deselected and current is reduced to ISB2. The duration of SNOOZE MODE is dictated by the length of time the ZZ is in a High state. The ZZ pin is an asynchronous, active high input that causes the device to enter SNOOZE MODE. When the ZZ pin becomes a logic High, ISB2 is guaranteed after the time tZZI is met. After entering SNOOZE MODE, all inputs except ZZ is disabled and all outputs go to High-Z. Any operation pending when entering SNOOZE MODE is not guaranteed to successfully complete. Therefore, SNOOZE MODE (READ or WRITE) must not be initiated until valid pending operations are completed. Similarly, when exiting SNOOZE MODE during tPUS, only a DESELECT or READ cycle should be given while the SRAM is transitioning out of SNOOZE MODE. 12/23/04, v. 2.2 Alliance Semiconductor 5 of 19 5 Page AS7C251MPFS18A Key to switching waveforms ® Rising input Falling input don’t care Timing waveform of read cycle CLK www.DataSheet4U.com tADSPS ADSP tADSPH tCYC tCH tCL ADSC tADSCS tADSCH tAS tAH Address A1 A2 LOAD NEW ADDRESS A3 GWE, BWE tWS tWH tCSS CE0, CE2 tCSH Undefined CE1 ADV OE Dout tADVS tADVH ADV inserts wait states tOE tLZOE Q(A1) tHZOEtOH Q(A2) tCD Q(A2Ý01) Q(A2Ý10) tHZC Q(A2Ý11) Q(A3) Q(A3Ý01) Q(A3Ý10) Read Q(A1) Suspend Read Q(A1) Read Burst Burst Suspend Burst Read Burst Burst Burst Q(A2) Read Read Read Read Q(A3) Read Read Read DSEL Q(A 2Ý01) Q(A 2Ý10) Q(A 2Ý10) Q(A 2Ý11) Q(A 3Ý01) Q(A 3Ý10) Q(A 3Ý11) Note: Ý = XOR when LBO = high/no connect; Ý = ADD when LBO = low. BW[a:d] is don’t care. 12/23/04, v. 2.2 Alliance Semiconductor 11 of 19 11 Page

Páginas	Total 19 Páginas
PDF Descargar	[ Datasheet AS7C251MPFS18A.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
AS7C251MPFS18A	2.5V 1M x 18 pipelined burst synchronous SRAM	Alliance Semiconductor Corporation

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar