|
|
PDF PI6C2501 Data sheet ( Hoja de datos )
| Número de pieza | PI6C2501 | |
| Descripción | Phase-Locked Loop Clock Driver | |
| Fabricantes | Pericom Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PI6C2501 (archivo pdf) en la parte inferior de esta página. Total 4 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
PI6C25011122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122
Phase-Locked Loop Clock Driver
Product Features
• High-Performance, Phase-Locked-Loop Clock Distribution
• Allows Clock Input to have Spread Spectrum modulation
for EMI reduction
• Zero Input-to-Output delay
• Low jitter: Cycle-to-Cycle jitter ±100ps max.
• On-chip series damping resistor at clock output drivers
for low noise and EMI reduction
• Operates at 3.3V VCC
• Wide range of Clock Frequencies up to 80 MHz
• Package: Plastic 8-pin SOIC (W)
Product Description
The PI6C2501 features a low-skew, low-jitter, phase-locked loop
(PLL) clock driver. By connecting the CLK_OUT output to the
feedback FB_IN input, the propagation delay from the CLK_IN
input to CLK_OUT output will be nearly zero.
Application
If a system designer needs more than 16 outputs with the features
just described, using two or more zero-delay buffers, such as the
PI6C2509Q, or PI6C2510Q, is likely to be impractical. The
device-to-device skew introduced can significantly reduce the
performance. Pericom recommends using a zero-delay buffer and
an eighteen output non-zero-delay buffer. As shown in Figure 1,
this combination produces a zero-delay buffer with all the signal
characteristics of the original zero-delay buffer, but with as many
outputs as the non-zero-delay buffer part. For example, when
combined with an eighteen output non-zero delay buffer, a system
designer can create a seventeen-output zero-delay buffer.
Logic Block Diagram
Product Pin Configuration
CLK_IN
FB_IN
AVCC
PLL
CLK_OUT
AGND
GND
CLK_OUT
VCC
1
2
3
4
8-Pin
W
8 CLK_IN
7 AVCC
6 GND
5 FB_IN
Feedback
C
Reference
Clock
Signal
Zero Delay CLK_OUT 18 Outputs
Buffer
Non-PLL
PI6C2501
Buffer
17
Figure 1. This Combination Provides Zero-Delay Between
the Reference Clock Signal and 17 Outputs
1 PS8381A 07/17/00
1 page | ||
| Páginas | Total 4 Páginas | |
| PDF Descargar | [ Datasheet PI6C2501.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PI6C2501 | Phase-Locked Loop Clock Driver | Pericom Semiconductor |
| PI6C2502 | Phase-Locked Loop Clock Driver |  Pericom Semiconductor Corporation |
| PI6C2502A | Phase-Locked Loop Clock Driver | Pericom Semiconductor Corporation |
| PI6C2502AW | Phase-Locked Loop Clock Driver | Pericom Semiconductor Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |