DataSheet.es    


PDF MAX3983 Data sheet ( Hoja de datos )

Número de pieza MAX3983
Descripción Quad Copper-cable Signal Conditioner
Fabricantes Maxim Integrated Products 
Logotipo Maxim Integrated Products Logotipo



Hay una vista previa y un enlace de descarga de MAX3983 (archivo pdf) en la parte inferior de esta página.


Total 17 Páginas

No Preview Available ! MAX3983 Hoja de datos, Descripción, Manual

19-2928; Rev 1; 2/07
Quadwww.DataSheet4EUV.cAAoLVmUAAILTAIOBNLEKIT Copper-Cable Signal Conditioner
General Description
The MAX3983 is a quad copper-cable signal conditioner
that operates from 2.5Gbps to 3.2Gbps. It provides com-
pensation for 4x copper InfiniBand and 10Gbase-CX4
Ethernet links, allowing spans of 20m with 24AWG and
15m with 28AWG. The cable driver section provides four
selectable preemphasis levels. The input to the cable
driver compensates for up to 0.5m of FR4 circuit board
material. The cable receiver section provides additional
fixed input equalization while offering selectable preem-
phasis to drive FR4 circuit boards up to 0.5m.
The MAX3983 also features signal detection on all eight
inputs and internal loopback that allows for diagnostic
testing. It is packaged in a 10mm x 10mm, 68-pin QFN
and operates from 0°C to +85°C.
Applications
4x InfiniBand (4 x 2.5Gbps)
10Gbase-CX4 Ethernet (4 x 3.125Gbps)
10G Fibre Channel XAUI (4 x 3.1875Gbps)
4x Copper-Cable or Backplane Transmission
(1Gbps to 3.2Gbps)
Pin Configuration appears at end of data sheet.
Features
Link Features
Span 20m with 24AWG, 15m with 28AWG
Span 0.5m of FR4 on Each Host
1.6W Total Power with 3.3V Supply
Loopback Function
Cable Driver Features
Selectable Output Preemphasis
FR4 Input Equalization
Signal Detect for Each Channel
Output Disable
Cable Receiver Features
Selectable FR4 Output Preemphasis
Cable Input Equalization
Signal Detect for Each Channel
Output Disable
Ordering Information
PART
TEMP RANGE
PIN-
PACKAGE
PKG CODE
MAX3983UGK 0°C to +85°C 68 QFN
G6800-4
MAX3983UGK+ 0°C to +85°C 68 QFN
G6800-4
+Denotes lead-free package.
Typical Application Circuit
4.7kΩ
TO HOST
3V TO 5.5V
0.5m
0.01μF
TX
SERDES
RX
VCC OR
GND
CPOR TO HOST
3.3V
TX_IN1
TX_IN2
TX_IN3
TX_IN4
VCC[1:4]
TX_OUT1
TX_OUT2
TX_OUT3
TX_OUT4
RX_OUT1
RX_OUT2
RX_OUT3
RX_OUT4
TX_PE0
TX_PE1
RX_PE
POR
LOOPBACK
RX_IN1
RX_IN2
RX_IN3
RX_IN4
TX_ENABLE
RX_ENABLE
RX_SD1
RX_SD2
RX_SD3
RX_SD4
MAX3983
GND
TX_SD1
TX_SD2
TX_SD3
TX_SD4
0.01μF
4x COPPER CABLE ASSEMBLY
20m (24AWG)
15m (28AWG)
3V TO 5.5V
4.7kΩ
TO MAX3983
________________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.

1 page




MAX3983 pdf
www.DataSheet4U.com
Quad Copper-Cable Signal Conditioner
ELECTRICAL CHARACTERISTICS (continued)
(VCC = +3.0V to +3.6V, TA = 0°C to +85°C. Typical values are at VCC = +3.3V and TA = +25°C, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX
UNITS
Residual Output Deterministic
Jitter at 3.2Gbps
(Notes 1, 12, 13, 14)
Source to
TX_IN
6-mil FR4
20 in
1m, 24AWG
15m, 24AWG
20m, 24AWG
0
1
1
0 5in 0
1 20in 1
1 20in 1
0.20
0.25
UIP-P
0.25 0.3
Note 1: Guaranteed by design and characterization.
Note 2: Measured with 2in of FR4 through InfiniBand connector with TX_PE1 = TX_PE0 =1.
Note 3: Measured at the chip using 0000011111 or equivalent pattern. TX_PE1 = TX_PE0 = 0 for minimum preemphasis.
Note 4: All channels under test are not transmitting during test. Channel tested with XAUI CJPAT, as well as this pattern: 19 zeros,
1, 10 zeros, 1010101010 (D21.5 character), 1100000101 (K28.5+ character), 19 ones, 0, 10 ones, 0101010101 (D10.2
character), 0011111010 (K28.5- character).
Note 5: Cables are unequalized, Amphenol Spectra-Strip 24AWG and 28AWG or equivalent equipped with Fujitsu “MicroGiga”
connector or equivalent. All other channels are quiet. Residual deterministic jitter is the difference between the source jit-
ter and the output jitter at the load. The deterministic jitter (DJ) at the output of the transmission line must be from media-
induced loss and not from clock-source modulation. Depending upon the system environment, better results can be
achieved by selecting different preemphasis levels.
Note 6: Tested with a 1GHz sine wave applied at TX_IN under test with less than 5in of FR4.
Note 7: Measured with 3in of FR4 with RX_PE = 1.
Note 8: Measured at the chip using 0000011111 or equivalent pattern. RX_PE = low (minimum). Signal source is 1VP-P with 5m,
28AWG InfiniBand cable.
Note 9: All other receive channels are quiet. TX_ENABLE = 0. Channel tested with XAUI CJPAT as well as this pattern: 19 zeros,
1, 10 zeros, 1010101010 (D21.5 character), 1100000101 (K28.5+ character), 19 ones, 0, 10 ones, 0101010101 (D10.2
character), 0011111010 (K28.5- character).
Note 10: FR4 board material: 6-mil-wide, 100Ω, edge-coupled stripline (tanδ = 0.022, 4.0 < εR < 4.4).
Note 11: Tested with a 1GHz sine wave applied at RX_IN under test with less than 5in of FR4.
Note 12: Channel tested with XAUI CJPAT as well as this pattern: 19 zeros, 1, 10 zeros, 1010101010 (D21.5 character), 1100000101
(K28.5+ character), 19 ones, 0, 10 ones, 0101010101 (D10.2 character), 0011111010 (K28.5- character).
Note 13: Cables are unequalized, Amphenol Spectra-Strip 24AWG or equivalent equipped with Fujitsu “MicroGiga” connector or
equivalent. Residual deterministic jitter is the difference between the source jitter at point A and the load jitter at point B in
Figure 2. The deterministic jitter (DJ) at the output of the transmission line must be from media-induced loss and not from
clock-source modulation. Depending upon the system environment, better results can be achieved by selecting different
preemphasis levels.
Note 14: Valid with pattern generator deterministic jitter as high as 0.17UIP-P.
_______________________________________________________________________________________ 5

5 Page





MAX3983 arduino
www.DataSheet4U.com
Quad Copper-Cable Signal Conditioner
Detailed Description
The MAX3983 comprises a PC board receiver and
cable driver section (TX), as well as a cable receiver
and PC board driver section (RX). Equalization and sig-
nal detection are provided in each receiver, and pre-
emphasis is included in each transmitter. The MAX3983
includes separate enable control for the TX outputs and
RX outputs. Loopback is provided for diagnostic testing.
PC Board Receiver and Cable Driver
(TX_IN and TX_OUT)
Data is fed into the MAX3983 from the host through a
CML input stage and fixed equalization stage. The
fixed equalizer in the PC board receiver corrects for up
to 20in of PC board loss on FR4 material. The cable dri-
ver includes four-state preemphasis to compensate for
up to 20m of 24AWG, 100Ω balanced cable. Table 1 is
provided for easy translation between preemphasis
expressions. Residual jitter of the MAX3983 is indepen-
dent of up to 0.17UIP-P source jitter.
Cable Receiver and PC Board Driver
(RX_IN and RX_OUT)
The fixed equalizer on each RX input provides approxi-
mately 6dB equalization to correct for up to 5m of
28AWG, 100Ω balanced cable. The PC board driver
includes two-state preemphasis to compensate for up
to 20in of FR4 material.
Signal-Detect Outputs
Signal detect (SD) is provided on all eight data inputs.
Pullup resistors should be connected from the SD out-
puts to a supply in the 3.0V to 5.5V range. The signal-
detect outputs are not valid until power-up is complete.
Typical signal-detect response time is 0.35µs.
In the RX section, the SD output asserts high when the
RX_IN signal amplitude is greater than 175mVP-P.
RX_SD deasserts low when the RX_IN signal amplitude
drops below 85mVP-P.
In the TX section, the SD output asserts high when the
TX_IN signal amplitude is greater than 800mVP-P.
TX_SD deasserts low when the TX_IN signal amplitude
drops below 200mVP-P.
TX and RX Enable
The TX_ENABLE and RX_ENABLE pins enable TX and
RX, respectively. Typical enable time is 15ns, and typi-
cal disable time is 25ns. The enable inputs may be
connected to signal-detect outputs to automatically
detect an incoming signal (see the Autodetect section).
Power-On Reset
To limit inrush current, the MAX3983 includes internal
power-on reset circuitry. Connect a capacitor 0.1µF
CPOR 10µF from POR to ground. With CPOR = 1µF,
power-on delay is 6ms (typ).
Table 1. Preemphasis Translation
RATIO
VHIGH _ PP
VLOW _ PP
1.41
2.00
2.82
4.00
α
VHIGH _ PP VLOW _ PP
VHIGH _ PP + VLOW _ PP
0.17
0.33
0.48
0.60
10Gbase-CX4
1 VLOW _ PP
VHIGH _ PP
0.29
0.50
0.65
0.75
IN dB
⎡⎛
20⎣⎢⎢log⎝⎜
VHIGH _ PP
VLOW _ PP
⎠⎟
⎦⎥
3
6
9
12
VHIGH_PP
VLOW_PP
______________________________________________________________________________________ 11

11 Page







PáginasTotal 17 Páginas
PDF Descargar[ Datasheet MAX3983.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
MAX398Precision / 8-Channel/Dual 4-Channel / Low-Voltage / CMOS Analog MultiplexersMaxim Integrated
Maxim Integrated
MAX39803.125Gbps Xaui Quad EqualizerMaxim Integrated Products
Maxim Integrated Products
MAX3981XAUI Quad Cable EqualizerMaxim Integrated Products
Maxim Integrated Products
MAX3982SFP Copper-Cable Preemphasis DriverMaxim Integrated Products
Maxim Integrated Products

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar