|
|
PDF SY88345BL Data sheet ( Hoja de datos )
| Número de pieza | SY88345BL | |
| Descripción | CML Low-Power Limiting Post Amplifier w/ High-Gain TTL Signal Detect | |
| Fabricantes | Micrel Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SY88345BL (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
SY88345BL
3.3V, 3.2Gbps CML Low-Power Limiting Post
Amplifier w/ High-Gain TTL Signal Detect
General Description
Features
The SY88345BL high-sensitivity limiting post amplifier is
designed for use in fiber-optic receivers. The device
connects to typical transimpedance amplifiers (TIAs).
The linear signal output from TIAs can contain
significant amounts of noise and may vary in amplitude
over time. The SY88345BL quantizes these signals and
outputs CML-level waveforms.
The SY88345BL operates from a single +3.3V +10%
power supply, over temperatures ranging from –40oC to
+85oC. With its wide bandwidth and high gain, signals
with data rates up to 3.2Gbps and as small as 5mVPP
can be amplified to drive devices with CML inputs or AC-
coupled CML/PECL inputs.
• Single 3.3V power supply
• 155Mbps to 3.2Gbps operation
• Low-noise CML data outputs
• Chatter-free Open-Collector TTL signal detect (SD)
output with internal 4.75kΩ pull-up resistor
• TTL EN input
• Internal 50Ω input termination
• Programmable SD level set (SDLVL)
• Ideal for multi-rate applications
• Available in a tiny 10-pin EPAD MSOP and 16-pin
MLF® package
The SY88345BL generates a signal-detect (SD) open-
collector TTL output. A programmable signal-detect
level-set pin (SDLVL) sets the sensitivity of the input
amplitude detection. SD asserts high if the input
Applications
• APON/BPON, EPON, GPON and GEPON
• Gigabit Ethernet
amplitude rises above the threshold sets by SDLVL and • 1X and 2X Fibre Channel
de-asserts
asserts the
low
true
otherwise. The enable input
output signal without removing
(tEhNe )inwwdpweu.D-tataSheet4•U.comSONET/SDH:
OC-3/12/24/48–STMD/4/8/16
signal. The SD output can be fed back to the EN input to • High-gain line driver and line receiver
maintain output stability under loss-of-signal condition.
Typically, 3.5dB SD hysteresis is provided to prevent
Markets
chattering.
• FTTP/FTTH
Datasheet and support documentation can be found on
Micrel’s web site at: www.micrel.com.
• Optical transceivers
• Datacom/Telecom
• Low-gain TIA interface
MLF and MicroLeadFrame are registered trademarks of Amkor Technology.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
February 2007
M9999-021207-B
[email protected] or (408) 955-1690
1 page  
Micrel, Inc.
SY88345BL
AC Electrical Characteristics
VCC = 3.0V to 3.6V; RLOAD = 50Ω to VCC; TA = –40°C to +85°C.
Symbol Parameter
Condition
Min Typ Max Units
tr, tf Output Rise/Fall Time
(20% to 80%)
Note 4
60 120 ps
tJITTER
Deterministic
Random
Note 5
Note 6
15 psPP
5 psRMS
VID
Differential Input Voltage Swing
Figure 1
VOD Differential Output Voltage Swing VID > 10mVPP Figure 1
5 1800 mVPP
700 800 950 mVPP
TOFF
TON
SD De-assert Time
SD Assert Time
2 10 µs
2 10 µs
SDAL
SDDL
Low SD Assert Level
Low SD De-assert Level
RSDLVL = 15kΩ, Note 8
RSDLVL = 15kΩ, Note 8
4.5 mVPP
3.0 mVPP
HYSL
SDAM
Low SD Hysteresis
Medium SD Assert Level
RSDLVL = 15kΩ, Note 7
RSDLVL = 5kΩ, Note 8
3.5 dB
7.5 11 mVPP
SDDM
HYSM
Medium SD De-assert Level
Medium SD Hysteresis
RSDLVL = 5kΩ, Note 8
RSDLVL = 5kΩ, Note 7
2 5.0
mVPP
2 3.5 4.5 dB
SDAH
SDDH
High SD Assert Level
High SD De-assert Level
RSDLVL = 100Ω, Note 8
RSDLVL = 100Ω, Note 8
18 23 mVPP
8 12
mVPP
HYSH
B-3dB
High SD Hysteresis
3dB Bandwidth
RSDLVL = 100Ω, Note 7
2 3.5 4.5 dB
2 GHz
AV(Diff)
S21
Differential Voltage Gain
Single-ended Small-Signal Gain
32 38
26 32
dB
dB
Notes:
4. Amplifier in limiting mode. Input is a 200MHz square wave.
5. Deterministic jitter measured using 3.2Gbps K28.5 pattern, VID = 10mVPP.
6. Random jitter measured using 3.2Gbps K28.7 pattern, VID = 10mVPP.
7. This specification defines electrical hysteresis as 20log (SD Assert/SD De-assert). The ratio between optical hysteresis and
electrical hysteresis is found to vary between 1.5 and 2, depending upon the level of received optical power and ROSA
characteristics. Based upon that ratio, the optical hysteresis corresponding to the electrical hysteresis range 2dB-4.5dB, as
shown in the AC characteristics table, will be 1dB-3dB.
8. See “Typical Operating Characteristics” for a graph showing how to choose a particular RSDLVL for a particular SD assert and its
associated de-assert amplitude.
February 2007
5 M9999-021207-B
[email protected] or (408) 955-1690
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet SY88345BL.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SY88345BL | CML Low-Power Limiting Post Amplifier w/ High-Gain TTL Signal Detect | Micrel Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |