QL3004
QuickLogic Corporation
PLD Gate pASIC 3 FPGA Combining High Performance and High DensityQL3004 pASIC 3 FPGA Data Sheet
••••••
4,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
Device Highlights
High Performance & High Density
• 4,000 Usable PLD Gates with 74 I/Os • 300 MHz 16-bit
QL3004E
QuickLogic Corporation
PLD Gate pASIC 3 FPGA Combining High Performance and High Density4/( S$6,& )3*$ 'DWD 6KHHW
8VDEOH 3/' *DWH S$6,& )3*$ &RPELQLQJ +LJK 3HUIRUPDQFH DQG +LJK 'HQVLW
'HYLFH +LJKOLJKWV
+LJK 3HUIRUPDQFH
300 MHz 16-bit
+LJK 'HQVLW
)RXU /RZ6NHZ 'LVWULEXWHG 1HWZRUNV
Two array c