|
ICS507-01/02 PECL Clock Synthesizer Description The ICS507-01 and ICS507-02 are inexpensive ways to generate a low jitter 155.52 MHz (or other high speed) differential PECL clock output from a low frequency crystal input. Using Phase-LockedLoop (PLL) techniques, the devices use a standard fundamenta
PRELIMINARY INFORMATION ICS503 LOCO™ PLL Clock Multiplier Features • Packaged as 8 pin SOIC or die • ICS’ lowest cost PLL clock family • Generates 16.9344 MHz for stereo codecs from the 14.31818 MHz motherboard clock • Can be cost effective in replacing a single surface-mount crystal �
PRELIMINARY INFORMATION ICS508 PECL to CMOS Converter Description The ICS508 is the most cost effective way to generate a high quality, high frequency CMOS clock output from a PECL clock input. The ICS508 has separate VDD supplies for the PECL input buffer and the output buffer allowing different
ICS501A LOCO™ PLL CLOCK MULTIPLIER Description The ICS501A LOCOTM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands for Low Cost Oscillator, as it is designed to replace crystal oscillators in
ICS502 LOCO™ PLL Clock Multiplier Description The ICS502 LOCO™ is the most cost effective way to generate a high quality, high frequency clock output and a reference from a low frequency crystal or clock input. The name LOCO stands for LOw Cost Oscillator, as it is designed to replace crystal os
ICS501 LOCO™ PLL CLOCK MULTIPLIER Description The ICS501 LOCOTM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands for Low Cost Oscillator, as it is designed to replace crystal oscillators in mo
|
사이트 맵 |
0 1 2 3 4 5 6 7 8 9 A B C |
PartNumber.co.kr | 2020 | 연락처 |