파트넘버.co.kr TZA3015HW 데이터시트 PDF


TZA3015HW 반도체 회로 부품 판매점

30 Mbit/s to 3.2 Gbit/s A-rate 4-bit fibre optic transceiver



NXP Semiconductors 로고
NXP Semiconductors
TZA3015HW 데이터시트, 핀배열, 회로
INTEGRATED CIRCUITS
DATA SHEET
TZA3015HW
30 Mbit/s to 3.2 Gbit/s A-rate
4-bit fibre optic transceiver
Preliminary specification
Supersedes data of 2003 Oct 06
2003 Dec 16


TZA3015HW 데이터시트, 핀배열, 회로
Philips Semiconductors
30 Mbit/s to 3.2 Gbit/s A-rate
4-bit fibre optic transceiver
Preliminary specification
TZA3015HW
FEATURES
General
A-rabitte(1): supports any bit rate from 30 Mbit/s to
3.2 Gbit/s with one single reference frequency
4-bit parallel interface
Selectable Double Data Rate (DDR, half clock rate) or
Single Data Rate (SDR) clocking scheme on parallel
interface, enabling easy interfacing with FPGA devices
I2C-bus and pin programmable
Six selectable reference frequency ranges
Transmitter, receiver and transceiver modes
Clean-up loop back mode
Line loop back mode
Diagnostic loop back mode
Serial loop timing mode
Single 3.3 V power supply.
Limiter
Limiting amplifier with typical 5 mV input sensitivity
Received Signal Strength Indicator (RSSI)
Loss Of Signal (LOS) indicator with adjustable threshold
Differential overvoltage protection.
Data and clock recovery and synthesizer
Supports any bit rate from 30 Mbit/s to 3.2 Gbit/s when
using I2C-bus interface
Supports eight pre-programmed (pin selectable) bit
rates:
– SDH/SONET rates at 155.52 Mbit/s, 622.08 Mbit/s,
2488.32 Mbit/s and 2666.06 Mbit/s
(STM16/OC48 + FEC)
– Gigabit Ethernet at 1250 Mbit/s and 3125 Mbit/s
– Fibre Channel at 1062.5 Mbit/s and 2125 Mbit/s.
Provides stable clock signal at LOS
Frequency lock indicator for DCR
Loss Of Lock (LOL) indicator for synthesizer
ITU-T compliant jitter tolerance for Data and Clock
Recovery (DCR)
ITU-T compliant jitter transfer for DCR in clean-up loop
back mode
ITU-T compliant jitter generation for synthesizer.
Multiplexer
4 : 1 multiplexing ratio
Supports co-directional and contra-directional clocking
4-stage FIFO for wide tolerance to clock skew
Rail-to-rail parallel inputs compliant with LVPECL,
Current-Mode Logic (CML) and LVDS
Programmable parity checking
CML data and clock outputs.
Demultiplexer
1 : 4 demultiplexing ratio
Adjustable LVDS output swing
Frame detection for SDH/SONET and Gigabit Ethernet
(GE) frames.
I2C-bus configurable options
Programmable frequency resolution of 10 Hz
Independent receive and transmit bit rate
Slice level adjustment to improve Bit Error Rate (BER)
Six reference frequency ranges
Adjustable swing for CML serial data and clock outputs
Programmable polarity of RF I/Os
Clock versus data swap for optimum connectivity
Swap of parallel bus for optimum connectivity
Mute function for a forced logic 0 output state
Programmable parity
Programmable 32-bit frame detection.
(1) A-rate is a trademark of Koninklijke Philips Electronics N.V.
2003 Dec 16
2




PDF 파일 내의 페이지 : 총 30 페이지

제조업체: NXP Semiconductors

( nxp )

TZA3015HW transceiver

데이터시트 다운로드
:

[ TZA3015HW.PDF ]

[ TZA3015HW 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


TZA3015HW

30 Mbit/s to 3.2 Gbit/s A-rate 4-bit fibre optic transceiver - NXP Semiconductors