|
Samsung semiconductor |
KC73133C
1/3 INCH CCD IMAGE SENSOR FOR VGA COMPATIBILITY
INTRODUCTION
The KC73133C is an interline transfer progressive scan type
square pixel CCD area image sensor of 1/3 inch optical
format developed for VGA. The electron accumulation time
can be changed by the electronic shutter function and it is
possible to obtain a frame still image without a mechanical
shutter. High resolution and good color reproduction are
accomplished by using mosaic R, G, B primary color filters. It
is suitable for still cameras and PC input cameras.
16Pin Cer DIP
FEATURES
• 330K Pixel Progressive-scan CCD
• High Vertical Resolution (480 TV lines)
• Square Unit Pixel for VGA Format
• No Substrate Voltage Adjustment
• No DC bias on Reset Clock
• R, G, B Mosaic On-Chip Color Filter
• Optical Size 1/3 inch Format
• Variable Speed Electronic Shutter
• Low Smear
• High Antiblooming
• Horizontal Register 5V Drive
ORDERING INFORMATION
Device
Package
Operating
KC73133C 16Pin Cer DIP 450mil -10 °C ~ +60 °C
STRUCTURE
• Number of Total Pixels:
• Number of Effective Pixels:
• Chip Size:
• Unit Pixel Size:
• Optical Blacks & Dummies:
692(H) × 504(V)
659(H) × 494(V)
6.00mm(H) × 4.95mm(V)
7.40µm(H) × 7.40µm(V)
Refer to Figure Below
16 2
659
Effective
Imaging
Area
(Top view)
31
Dummy Pixels
Optical Black Pixels
Effective Pixels
OUTPUT
H-CCD
1
1/3 INCH CCD IMAGE SENSOR FOR VGA COMPATIBILITY
BLOCK DIAGRAM
(Top View)
8765
VOUT GND NC GND
4321
NC ΦV1 ΦV2 ΦV3
GB
RG
GB
GB
RG
GB
GB
RG
GB
RG
GB
RG
GB
RG
Horizontal Shift Register CCD
9
VDD
to substrate
10 11 12
NC GND ΦSUB
13
VL
14 15 16
ΦRS ΦH1 ΦH2
Figure 1. Block Diagram
KC73133C
PIN DESCRIPTION
Table 1. Pin Description
Pin Symbol
Description
Pin Symbol
Description
1
ΦV3 Vertical CCD transfer clock 3
9
VDD Output stage drain bias
2
ΦV2 Vertical CCD transfer clock 2
10
NC No connection
3
ΦV1 Vertical CCD transfer clock 1
11
GND Ground
4 NC No connection
12 ΦSUB Substrate clock
5 GND Ground
6 NC No connection
7 GND Ground
8 VOUT Signal output
13 VL Protection circuit bias
14 ΦRS Reset gate clock
15 ΦH1 Horizontal CCD transfer
16 ΦH2 Horizontal CCD transfer
2
|