파트넘버.co.kr GD16584 데이터시트 PDF


GD16584 반도체 회로 부품 판매점

(GD16584 / GD16588) Receiver / CDR and DeMUX



Giga 로고
Giga
GD16584 데이터시트, 핀배열, 회로
www.DataSheet4U.com
an Intel company
10 Gbit/s
Receiver, CDR and
DeMUX
GD16584/GD16588
(FEC)
Preliminary
General Description
Features
GD16584 and GD16588 are Receiver
chips for use in STM-64/192 and Optical
Transport Networking (OTN) systems.
The component is available in two ver-
sions:
u GD16584 for 9.5328 Gbit/s.
u GD16588 for 10.66 Gbit/s for OTN or
Forward Error Correction (FEC).
Except the different operating bit rates
the two versions are functional identical.
The receiver is a Clock and Data Reco-
very IC with:
u a low noise VCO
u a Bang-Bang Phase Detector
u a 1:16 De-multiplexer
u a Lock Detect
u a Phase and Frequency Detector.
Clock and data are regenerated by using
a Phase Locked Loop (PLL) with an ex-
ternal passive loop filter.
The VCO frequency is controlled by one
of the two Phase Detectors in order to
ensure capture and lock to the line data
rate. The Lock Detector circuit monitors
the VCO frequency and determines when
the VCO is within the lock range. When
the frequency deviates more than
500 ppm from the reference clock, it
automatically switches the phase and fre-
quency detector into the PLL loop. In the
auto lock mode the locking range is
selectable between 500 or 2000 ppm.
When the VCO frequency is within the
lock range, the Bang-Bang Phase Detec-
tor takes over. It controls the phase of
the VCO until the sampling point of data
is in the middle of the bit period, where
the eye opening is largest. A ±40 mV
Decision Threshold Control (DTC) is pro-
vided at the 10 Gbit/s input.
The 10 Gbit/s input data is sampled and
de-multiplexed by the 1:16 DeMUX. The
parallel output interface is synchronised
with the 622 MHz output clock. The clock
and data outputs are LVDS compatible.
The device operates from a dual -5.2 V
and +3.3 V power supply. The power dis-
sipation is 3.3 W, typical.
The device is manufactured in a Silicon
Bipolar process and packaged in an 132
ball 13 × 13 mm Ceramic/Plastic Ball
Grid Array (BGA).
VCTL
VCO
Timing Control
CKOUT
CKOUTN
DI
DIN
DTC
DTCN
Decision
Threshold
Control
REFCK
REFCKN
1/4
Bang
Bang
Phase
Detector
Phase
Frequency
Detector
Lock
Detect
1:16
Demultiplexer
U
D
Parallel
Output
Data
DO0
DON0
DO15
DON15
PCTL
(PHIGH)
(PLOW)
LOCK
RESET TCK
SEL3
SEL1 SEL2
VCC VDD VDDA VDDO VEE VEEA
l Complete Clock and Data Recovery
IC with auto acquisition.
l 1:16 DeMUX with differential
622 Mbit/s data outputs
l 622 MHz Clock output.
l LVDS compatible clock and data
outputs.
l OIF99.102.5 compliant timing.
l 155 or 622 MHz Reference Clock.
l Input Decision Threshold Control
(DTC): ±40 mV.
l Low noise VCO with ±5 % tuning
range.
l Dual supply operation: -5.2 V and
+3.3 V.
l Power dissipation: 3.3 W (typ).
l Silicon Bipolar technology.
l Available in three package versions:
– EB: 132 ball (16 mill) Ceramic
BGA 13 × 13 mm
– EF: 132 ball (20 mill) Ceramic
BGA 13 × 13 mm
– FB: 132 ball (20 mill) Plastic
BGA 13 × 13 mm
l Available in two versions:
– GD16584 for 10 Gbit/s
– GD16588 for 10.66 Gbit/s
Applications
l Telecommunication systems:
– SDH STM-64
– SONET OC-192.
– Optical Transport Networking
(OTN)
– FEC applications
l Fibre optic test equipment.
l Submarine systems.
Data Sheet Rev.: 12


GD16584 데이터시트, 핀배열, 회로
www.DFatauShnecet4tUio.conmal Details
The application of GD16584 is as re-
ceiver in SDH STM-64 and SONET
OC-192 optical communication systems.
It integrates:
u a Voltage Controlled Oscillator (VCO)
u a Bang Bang Phase Detector
u a Lock Detect Circuit
u a 1:16 DeMUX
u a Phase and Frequency Detector
(PFD).
VCO
The VCO is an LC-type differential oscil-
lator, voltage controlled by pin VCTL and
with a tuning range of approximately
±5 %.
For GD16584, with the VCTL voltage at
approximately -3.5 V, the VCO fre-
quency is fixed at 9.953 GHz and by
changing the voltage from 0 to -5.2 V the
frequency is controlled from 8.9 GHz to
10.2 GHz. The modulation bandwidth of
VCTL is 90 MHz.
PFD
The PFD ensures predictable locking
conditions for the device. It is used dur-
ing acquisition and pulls the VCO into the
locking range where the Bang-Bang
Phase Detector acquires lock to the in-
coming bit-stream. The PFD is made with
digital set/reset cells giving it a true
phase and frequency characteristic. The
reference clock input (REFCK/REFCKN)
to the PFD is differential and selectable
between 155 MHz or 622 MHz by SEL3.
The reference clock is a CML input with
50 W internal termination resistors to 0 V.
The reference clock is typically an X-tal
oscillator type as shown in Figure 1. The
reference clock input should be used dif-
ferential for best performance. If the ref-
erence clock is DC coupled the input
voltage swing is 0 V (high) and -0.4 V
(low).
Bang-Bang Phase Detector
The Bang-Bang phase detector is de-
signed as a true digital type producing a
binary output. It samples the incoming
data prior to, in the vicinity of and after
any potential bit transition.
When a transition has occurred, these
three samples tell whether the VCO clock
leads or lags the data. The binary output
is filtered through the (low pass) loop fil-
ter, performing an integration of all poten-
tial bit transitions. Hence the PLL is
controlled by the bit transition point.
Loop Filter
A passive loop filter is used for the CMU
consisting of a resistor and a capacitor
driven from the PCTL pin. The PCTL pin
outputs the phase information from the
Bang-Bang Phase Detector. The phase
information is very high frequency pulses
(200 ps pulse width) either charging or
discharging the external capacitor.
The values of the external components
determines the characterisctics of the
PLL, e.g. bandwidth and transfer func-
tions. For recommended loop filter val-
ues, please refer to Figure 1.
The PCB lay-out of the external loop filter
and the connecting lines between PCTL
and VCTL are critical for jitter perfor-
mance of the device. The external com-
ponents and the artwork should be
placed very close to the pins of the
device.
If the PHIGH and PLOW outputs are not
used they must be shorted VDD (0 V),
please refer to Figure 1.
Lock Detect Circuit
The lock detect circuit continuously moni-
tors the difference between the reference
clock and the VCO clock. If they differ by
more than 500 ppm (or 2000 ppm), it
switches the PFD into the PLL, to pull it
back into the locking range. The status of
the lock circuit is given by output pin
(LOCK). Manual or automatic lock is se-
lected by SEL1. In auto lock mode, the
lock range ±500 or ±2000 ppm is se-
lected by SEL2. The LOCK output is an
open collector output, and should be ter-
minated with an external resistor. The
maximum termination voltage is +3.5 V.
The Inputs
The input amplifier pin (DI/DIN) is de-
signed as a gain buffer stage with high
sensitivity and internal 50 W resistors ter-
minated to 0 V. After retiming, the data is
de-multiplexed down to 16 bit/s by
demultiplexer.
It is recommended to use the 10 Gbit/s
inputs differentially for best input
sensitivity.
The input voltage decision threshold is
adjustable by pin DTC and DTCN when
connected to a potentiometer. Adjusting
the resistor value of the meter controls
the current into DTC and DTCN. This DC
current is mirrored to the input pin (DI
and DIN) whereby the DC bias voltage at
the input is adjustable by ±40 mV. Opti-
mizing the input decision threshold im-
proves the system input sensitivity by
1-2 dB typical.
The input impedance into DTC and
DTCN is 1.5 kW and when not used they
should be de-coupled to 0 V by 100 nF.
The select inputs (SEL1-3, RESET and
TCK) are low speed inputs that can be
connected directly to the supply rails (0 /
-5.2 V).
The 10 Gbit/s inputs (DI and DIN) are
not ESD protected and extra precau-
tions are needed when handling these in-
puts. (Internal 50 W resistors provide
some ESD hardness making the input
low impendance.)
Bit Order
The serial data stream is demultiplexed
with the first received bit on DO0, the
second on DO1 and with last received bit
in a 16 bit frame on DO15. The naming is
opposite to the OIF99.102.5 recommen-
dation.
For OIF interfaces the data pins should
be connected as shown in the following
table.
Note:
The clock output is inverted in
order to refer the data cross-
ing to the rising edge of
CKOUTN
Output Pin:
DO0/DON0
DO1/DON1
DO2/DON2
DO3/DON3
DO4/DON4
DO5/DON5
DO6/DON6
DO7/DON7
DO8/DON8
DO9/DON9
DO10/DON10
DO11/DON11
DO12/DON12
DO13/DON13
DO14/DON14
OIF:
RXDATA15_P/N
(MSB)
RXDATA14_P/N
RXDATA13_P/N
RXDATA12_P/N
RXDATA11_P/N
RXDATA10_P/N
RXDATA9_P/N
RXDATA8_P/N
RXDATA7_P/N
RXDATA6_P/N
RXDATA5_P/N
RXDATA4_P/N
RXDATA3_P/N
RXDATA2_P/N
RXDATA1_P/N
Data Sheet Rev.: 12
GD16584/GD16588
Page 2 of 15




PDF 파일 내의 페이지 : 총 15 페이지

제조업체: Giga

( giga )

GD16584 receiver

데이터시트 다운로드
:

[ GD16584.PDF ]

[ GD16584 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


GD16584

(GD16584 / GD16588) Receiver / CDR and DeMUX - Giga



GD16585

(GD16585 / GD16589) Transmitter MUX - Giga



GD16585

Transmitter MUX - Giga



GD16588

(GD16584 / GD16588) Receiver / CDR and DeMUX - Giga



GD16589

(GD16585 / GD16589) Transmitter MUX - Giga