파트넘버.co.kr TDA10021 데이터시트 PDF


TDA10021 반도체 회로 부품 판매점

DVB-C channel receiver



NXP Semiconductors 로고
NXP Semiconductors
TDA10021 데이터시트, 핀배열, 회로
INTEGRATED CIRCUITS
DATA SHEET
TDA10021HT
DVB-C channel receiver
Product specification
Supersedes data of 2000 Jun 21
File under Integrated Circuits, IC02
2001 Oct 01


TDA10021 데이터시트, 핀배열, 회로
Philips Semiconductors
DVB-C channel receiver
Product specification
TDA10021HT
FEATURES
4, 16, 32, 64, 128 and 256 Quadrature Amplitude
Modulation (QAM) demodulator (DVB-C compatible:
ETS 300-429/ITU-T J83 annex A/C)
High performance for 256 QAM, especially for direct
IF applications
On-chip 10-bit Analog-to-Digital Converter (ADC)
On-chip Phase-Locked Loop (PLL) for crystal frequency
multiplication (typically 4 MHz crystal)
Digital downconversion
Programmable half Nyquist filter (roll off = 0.15 or 0.13)
Two Pulse Width Modulated (PWM) AGC outputs with
programmable take over point (for tuner and
downconverter control)
Clock timing recovery, with programmable 2nd-order
loop filter
Variable symbol rate capability from SACLK/64 to
SACLK/4 (SACLK = 36 MHz maximum)
Programmable anti-aliasing filters
Full digital carrier recovery loop
Carrier acquisition range up to 18% of symbol rate
Integrated adaptive equalizer (linear transversal
equalizer or decision feedback equalizer)
On-chip Forward Error Correction (FEC) decoder
(de-interleaver and RS decoder) and fully DVB-C
compliant
DVB compatible differential decoding and mapping
Parallel and serial transport stream interface
simultaneously
I2C-bus interface, for easy control
CMOS 0.2 µm technology.
APPLICATIONS
Cable set-top boxes
Cable modems
MMDS (ETS 300-749) set-top boxes.
GENERAL DESCRIPTION
The TDA10021HT is a single-chip DVB-C channel
receiver for 4, 16, 32, 64, 128 and 256 QAM modulated
signals. The device interfaces directly to the IF signal,
which is sampled by a 10-bit ADC.
The TDA10021HT performs the clock and the carrier
recovery functions. The digital loop filters for both clock
and carrier recovery are programmable in order to
optimize their characteristics according to the current
application.
After baseband conversion, equalization filters are used
for echo cancellation in cable applications. These filters
are configured as either a T-spaced transversal equalizer
or a Decision Feedback Equalizer (DFE), so that the
system performance can be optimized according to the
network characteristics. A proprietary equalization
algorithm, independent of carrier offset, is achieved in
order to assist carrier recovery. A decision directed
algorithm then takes place, to achieve final equalization
convergence.
The TDA10021HT implements a FORNEY convolutional
de-interleaver of depth 12 blocks and a Reed-Solomon
decoder which corrects up to 8 erroneous bytes. The
de-interleaver and the RS decoder are automatically
synchronized by the frame synchronization algorithm
which uses the MPEG-2 sync byte. Finally descrambling
according to DVB-C standard, is achieved at the Reed
Solomon output. This device is controlled via an I2C-bus.
Designed in 0.2 µm CMOS technology and housed in a
64 pin TQFP package, the TDA10021HT operates over
the commercial temperature range.
ORDERING INFORMATION
TYPE
NUMBER
TDA10021HT
NAME
TQFP64
PACKAGE
DESCRIPTION
plastic thin quad flat package; 64 leads; body 10 × 10 × 1.0 mm
VERSION
SOT357-1
2001 Oct 01
2




PDF 파일 내의 페이지 : 총 16 페이지

제조업체: NXP Semiconductors

( nxp )

TDA10021 receiver

데이터시트 다운로드
:

[ TDA10021.PDF ]

[ TDA10021 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


TDA10021

DVB-C channel receiver - NXP Semiconductors



TDA10021HT

DVB-C channel receiver - NXP Semiconductors



TDA10023HT

Single chip DVB-C/MCNS channel receiver - Philips



TDA1002A

Recording and Playback Amplifier - ETC