74ALVC16373 반도체 회로 부품 판매점
Low-Voltage 1.8/2.5/3.3V 16-Bit Transparent Latch
|
|
 ON Semiconductor |
74ALVC16373
Low−Voltage 1.8/2.5/3.3 V
16−Bit Transparent Latch
With 3.6 V−Tolerant Inputs and Outputs
(3−State, Non−Inverting)
The 74ALVC16373 is an advanced performance, non−inverting
16−bit transparent latch. It is designed for very high−speed, very
low−power operation in 1.8 V, 2.5 V or 3.3 V systems. The
ALVC16373 is byte controlled, with each byte functioning identically,
but independently. Each byte has separate Output Enable and Latch
Enable inputs. These control pins can be tied together for full 16−bit
operation.
The 74ALVC16373 contains 16 D−type latches with 3−state
3.6 V−tolerant outputs. When the Latch Enable (LEn) inputs are
HIGH, data on the Dn inputs enters the latches. In this condition, the
latches are transparent, (a latch output will change state each time its D
input changes). When LE is LOW, the latch stores the information that
was present on the D inputs a setup time preceding the
HIGH−to−LOW transition of LE. The 3−state outputs are controlled
by the Output Enable (OEn) inputs. When OE is LOW, the outputs are
enabled. When OE is HIGH, the standard outputs are in the high
impedance state, but this does not interfere with new data entering into
the latches.
• Designed for Low Voltage Operation: VCC = 1.65−3.6 V
• 3.6V Tolerant Inputs and Outputs
• High Speed Operation: 3.6 ns max for 3.0 to 3.6 V
4.5 ns max for 2.3 to 2.7 V
6.8 ns max for 1.65 to 1.95 V
• Static Drive: ±24 mA Drive at 3.0 V
±12 mA Drive at 2.3 V
±4 mA Drive at 1.65 V
• Supports Live Insertion and Withdrawal
• IOFF Specification Guarantees High Impedance When VCC = 0 V†
• Near Zero Static Supply Current in All Three Logic States (40 mA)
Substantially Reduces System Power Requirements
• Latchup Performance Exceeds ±250 mA @ 125°C
• ESD Performance: Human Body Model >2000 V; Machine Model
>200 V
• Second Source to Industry Standard 74ALVC16373
†To ensure the outputs activate in the 3−state condition, the output enable pins
should be connected to VCC through a pull−up resistor. The value of the resistor is
determined by the current sinking capability of the output connected to the OE pin.
http://onsemi.com
MARKING DIAGRAM
48
48
1
TSSOP−48
DT SUFFIX
CASE 1201
74ALVC16373DT
AWLYYWW
1
A = Assembly
Location
WL = Wafer Lot
YY = Year
WW = Work Week
PIN NAMES
Pins
Function
OEn
LEn
D0−D15
O0−O15
Output Enable Inputs
Latch Enable Inputs
Inputs
Outputs
ORDERING INFORMATION
Device
Package
Shipping
74ALVC16373DTR TSSOP 2500/Tape & Reel
© Semiconductor Components Industries, LLC, 2006
June, 2006 − Rev. 1
1
Publication Order Number:
74ALVC16373/D
74ALVC16373
OE1 1
O0 2
O1 3
GND 4
O2 5
O3 6
VCC 7
O4 8
O5 9
GND 10
O6 11
O7 12
O8 13
O9 14
GND 15
O10 16
O11 17
VCC 18
O12 19
O13 20
GND 21
O14 22
O15 23
OE2 24
48 LE1
47 D0
46 D1
45 GND
44 D2
43 D3
42 VCC
41 D4
40 D5
39 GND
38 D6
37 D7
36 D8
35 D9
34 GND
33 D10
32 D11
31 VCC
30 D12
29 D13
28 GND
27 D14
26 D15
25 LE2
1
OE1
48
LE1
47
D0
46
D1
44
D2
43
D3
41
D4
40
D5
38
D6
37
D7
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
2
O0
3
O1
5
O2
6
O3
8
O4
9
O5
11
O6
12
O7
24
OE2
25
LE2
36
D8
35
D9
33
D10
32
D11
30
D12
29
D13
27
D14
26
D15
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
13
O8
14
O9
16
O10
17
O11
19
O12
20
O13
22
O14
23
O15
Figure 1. 48−Lead Pinout
(Top View)
Figure 2. Logic Diagram
OE1
LE1
1
48
25
LE2 24
OE2
EN1
EN2
EN3
EN4
D0 47
D1 46
D2 44
D3
D4
43
41
D5 40
D6 38
D7
D8
37
36
D9 35
D10 33
D11
D12
32
30
D13 29
D14 27
D15 26
1 1∇
1 2∇
1 3∇
1 4∇
2 O0
3 O1
5 O2
6
8
O3
O4
9 O5
11 O6
12
13
O7
O8
14 O9
16 O10
17
19
O11
O12
20 O13
22 O14
23 O15
Figure 3. IEC Logic Diagram
Inputs
Outputs
Inputs
Outputs
LE1 OE1 D0:7
O0:7
LE2
OE2
D8:15
O8:15
X H X Z XH X Z
HLL
L
HL
L
L
H LH H HLH H
L. L X
O0
LLX
O0
H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions Are Acceptable, for
ICC reasons, DO NOT FLOAT Inputs. O0 = No Change.
http://onsemi.com
2
|
PDF 파일 내의 페이지 : 총 11 페이지
제조업체 : ON Semiconductor ( onsemi )
74ALVC16373 latch
데이터시트 다운로드 :
[ 74ALVC16373.PDF ]
[ 74ALVC16373 다른 제조사 검색 ]
국내 전력반도체 판매점
상호 : 아이지 인터내셔날
전화번호 : 051-319-2877
[ 홈페이지 ]
IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈
( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )
전력반도체 문의 : 010-3582-2743
추천 데이터시트
74ALVC16373
Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs - Fairchild Semiconductor
74ALVC16373
Low-Voltage 1.8/2.5/3.3V 16-Bit Transparent Latch - ON Semiconductor
74ALVC16373GX
Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs - Fairchild Semiconductor
74ALVC16373MTD
Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs - Fairchild Semiconductor
74ALVC16374
Low Voltage 16-Bit D-Type Flip-Flop with 3.6V Tolerant Inputs and Outputs - Fairchild Semiconductor
74ALVC16374
Low-Voltage 1.8/2.5/3.3V 16-Bit D-Type Flip-Flop - ON Semiconductor
74ALVC16374GX
Low Voltage 16-Bit D-Type Flip-Flop with 3.6V Tolerant Inputs and Outputs - Fairchild Semiconductor
74ALVC16374MTD
Low Voltage 16-Bit D-Type Flip-Flop with 3.6V Tolerant Inputs and Outputs - Fairchild Semiconductor
