파트넘버.co.kr 74HC373 데이터시트 PDF


74HC373 반도체 회로 부품 판매점

Octal D-type transparent latch 3-state



Philips 로고
Philips
74HC373 데이터시트, 핀배열, 회로
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT373
Octal D-type transparent latch;
3-state
Product specification
File under Integrated Circuits, IC06
September 1993


74HC373 데이터시트, 핀배열, 회로
Philips Semiconductors
Octal D-type transparent latch; 3-state
Product specification
74HC/HCT373
FEATURES
3-state non-inverting outputs for bus oriented
applications
Common 3-state output enable input
Functionally identical to the “563”, “573” and “533”
Output capability: bus driver
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT373 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT373 are octal D-type transparent latches
featuring separate D-type inputs for each latch and 3-state
outputs for bus oriented applications. A latch enable (LE)
input and an output enable (OE) input are common to all
latches.
The “373” consists of eight D-type transparent latches with
3-state true outputs. When LE is HIGH, data at the Dn
inputs enters the latches. In this condition the latches are
transparent, i.e. a latch output will change state each time
its corresponding D-input changes.
When LE is LOW the latches store the information that was
present at the D-inputs a set-up time preceding the
HIGH-to-LOW transition of LE. When OE is LOW, the
contents of the 8 latches are available at the outputs.
When OE is HIGH, the outputs go to the high impedance
OFF-state. Operation of the OE input does not affect the
state of the latches.
The “373” is functionally identical to the “533”, “563” and
“573”, but the “563” and “533” have inverted outputs and
the “563” and “573” have a different pin arrangement.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
HC HCT
UNIT
tPHL/ tPLH
CI
CPD
propagation delay
Dn to Qn
LE to Qn
input capacitance
power dissipation capacitance per latch
CL = 15 pF; VCC = 5 V
notes 1 and 2
12 14 ns
15 13 ns
3.5 3.5 pF
45 41 pF
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
(CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC. For HCT the condition is VI = GND to VCC 1.5 V
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
September 1993
2




PDF 파일 내의 페이지 : 총 8 페이지

제조업체: Philips

( philips )

74HC373 latch

데이터시트 다운로드
:

[ 74HC373.PDF ]

[ 74HC373 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


74HC373

Octal D-type transparent latch 3-state - Philips



74HC373

Octal D-type transparent latch - NXP Semiconductors



74HC374

Octal D-type flip-flop positive edge-trigger 3-state - Philips



74HC374

Octal 3-State Non-Inverting D Flip-Flop - ON Semiconductor



74HC374A

Octal 3-State Non-Inverting D Flip-Flop - Motorola Semiconductors



74HC377

Octal D-type flip-flop with data enable positive-edge trigger - Philips



74HC377

Octal D-type flip-flop - NXP Semiconductors