|
National Semiconductor |
June 1989
9334 DM9334 8-Bit Addressable Latch
General Description
The DM9334 is a high speed 8-bit Addressable Latch de-
signed for general purpose storage applications in digital
systems It is a multifunctional device capable of storing sin-
gle line data in eight addressable latches and being a one-
of-eight decoder and demultiplexer with active level high
outputs The device also incorporates an active level low
common clear for resetting all latches as well as an active
level low enable
The DM9334 has four modes of operation which are shown
in the mode selection table In the addressable latch mode
data on the data line (D) is written into the addressed latch
The addressed latch will follow the data input with all non-
addressed latches remaining in their previous states In the
memory mode all latches remain in their previous state and
are unaffected by the data or address inputs
In the one-of-eight decoding or demultiplexing mode the
addressed output will follow the state of the D input with all
other inputs in the low state In the clear mode all outputs
are low and unaffected by the address and data inputs
When operating the device as an addressable latch chang-
ing more than one bit of the address could impose a tran-
sient wrong address Therefore this should only be done
while in the memory mode
The function tables summarize the operation of the product
Features
Y Common clear
Y Easily expandable
Y Random (addressable) data entry
Y Serial to parallel capability
Y 8 bits of storage output of each bit available
Y Active high demultiplexing decoding capability
Y Alternate Military Aerospace device (9334) is available
Contact a National Semiconductor Sales Office Distrib-
utor for specifications
Connection Diagram
Dual-In-Line Package
TL F 6609 – 1
Order Number 9334DMQB 9334FMQB DM9334J or DM9334N
See NS Package Number J16A N16E or W16A
C1995 National Semiconductor Corporation TL F 6609
RRD-B30M105 Printed in U S A
Absolute Maximum Ratings (Note)
If Military Aerospace specified devices are required
please contact the National Semiconductor Sales
Office Distributors for availability and specifications
Supply Voltage
7V
Input Voltage
5 5V
Operating Free Air Temperature Range
Military
b55 C to a125 C
Commercial
0 to a70 C
Storage Temperature Range
b65 C to a150 C
Recommended Operating Conditions
Symbol
VCC
VIH
VIL
IOH
IOL
tW
tSU
tH
TA
Parameter
Supply Voltage
High Level Input Voltage
Low Level Input Voltage
High Level Output Current
Low Level Output Current
ENABLE Pulse Width
(Fig 1) (Note 4)
Setup Time
(Note 4)
Data 1 (Fig 4)
Data 0 (Fig 4)
Address (Fig 6)
(Note 1)
Hold Time
(Note 4)
Data 1 (Fig 4)
Data 0 (Fig 4)
Free Air Operating Temperature
Min
45
2
19
20
20
10
0
0
b55
Note The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed The device should not be operated at these limits The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings
The ‘‘Recommended Operating Conditions’’ table will define
the conditions for actual device operation
Military
Nom
5
Max
55
13
13
14
5
b10
b13
08
b0 8
16
125
Commercial
Min Nom Max
4 75 5
5 25
2
08
b0 8
16
19 13
20 13
20 14
10 5
0 b10
0 b13
0 70
Units
V
V
V
mA
mA
ns
ns
ns
C
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)
Symbol
Parameter
Conditions
Min
Typ
(Note 2)
Max
Units
VI
Input Clamp Voltage
VCC e Min II e b12 mA
b1 5
V
VOH
High Level Output
Voltage
VCC e Min IOH e Max
VIL e Max VIH e Min
24 36
V
VOL
Low Level Output
VCC e Min IOL e Max
Voltage
VIH e Min VIL e Max
02 04 V
II
Input Current Max
VCC e Max VI e 5 5V
Input Voltage
1 mA
IIH
High Level Input
VCC e Max
E Input
Current
VI e 2 4V
Others
60 mA
40
IIL
Low Level Input
VCC e Max
E Input
Current
VI e 0 4V
Others
b2 4
b1 6
mA
IOS Short Circuit
Output Current
VCC e Max
(Note 3)
MIL
COM
b30
b30
b100
b100
mA
ICC Supply Current
VCC e Max
56 86 mA
Note 1 The ADDRESS setup time is the time before the negative ENABLE transition that the ADDRESS must be stable so that the correct latch is addressed
without affecting the other latches
Note 2 All typicals are at VCC e 5V TA e 25 C
Note 3 Not more than one output should be shorted at a time and the duration should not exceed one second
Note 4 TA e 25 C and VCC e 5V
2
|