파트넘버.co.kr 74LS75 데이터시트 PDF


74LS75 반도체 회로 부품 판매점

Quad Latch



Fairchild Semiconductor 로고
Fairchild Semiconductor
74LS75 데이터시트, 핀배열, 회로
August 1986
Revised March 2000
DM74LS75
Quad Latch
General Description
These latches are ideally suited for use as temporary stor-
age for binary information between processing units and
input/output or indicator units. Information present at a data
(D) input is transferred to the Q output when the enable is
HIGH, and the Q output will follow the data input as long as
the enable remains HIGH. When the enable goes LOW, the
information (that was present at the data input at the time
the transition occurred) is retained at the Q output until the
enable is permitted to go HIGH.
These latches feature complementary Q and Q outputs
from a 4-bit latch, and are available in 16-pin packages.
Ordering Code:
Order Number Package Number
Package Description
DM74LS75M
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS75N
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Diagram
Connection Diagram
(Each Latch)
Function Table (Each Latch)
Inputs
Outputs
D Enable Q
Q
LHLH
HHH L
X L Q0 Q0
H = HIGH Level
L = LOW Level
X = Don't Care
Q0 = The Level of Q Before the HIGH-to-LOW Transition of ENABLE
© 2000 Fairchild Semiconductor Corporation DS006374
www.fairchildsemi.com


74LS75 데이터시트, 핀배열, 회로
Absolute Maximum Ratings(Note 1)
Supply Voltage
7V
Input Voltage
7V
Operating Free Air Temperature Range 0°C to +70°C
Storage Temperature Range
65°C to +150°C
Note 1: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Recommended Operating Conditions
Symbol
VCC
VIH
VIL
IOH
IOL
tW
tSU
tH
TA
Parameter
Supply Voltage
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Current
LOW Level Output Current
Enable Pulse Width (Note 5)
Setup Time (Note 5)
Hold Time (Note 5)
Free Air Operating Temperature
Min
4.75
2
Nom
5
20
20
0
0
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Symbol
Parameter
Conditions
Min
VI Input Clamp Voltage
VOH HIGH Level
Output Voltage
VOL LOW Level
Output Voltage
II Input Current @ Max
Input Voltage
VCC = Min, II = −18 mA
VCC = Min, IOH = Max
VIL = Max, VIH = Min
VCC = Min, IOL = Max
VIL = Max, VIH = Min
IOL = 4 mA, VCC = Min
VCC = Max, VI = 7V
D
Enable
2.7
IIH HIGH Level Input
Current
VCC = Max, VI = 2.7V
D
Enable
IIL LOW Level Input
Current
VCC = Max, VI = 0.4V
D
Enable
IOS Short Circuit Output Current
ICC Supply Current
Note 2: All typicals are at VCC = 5V, TA = 25°C.
VCC = Max (Note 2)
VCC = Max (Note 3)
20
Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Note 4: ICC is measured with all outputs open and all inputs grounded.
Note 5: TA = 25°C and VCC = 5V.
Max
Units
5.25
V
V
0.8 V
0.4
mA
8 mA
ns
ns
ns
70 °C
Typ
(Note 2)
3.5
0.35
0.25
6.3
Max
1.5
0.5
0.4
0.1
0.4
20
80
0.4
1.6
100
12
Units
V
V
V
mA
µA
mA
mA
mA
www.fairchildsemi.com
2




PDF 파일 내의 페이지 : 총 5 페이지

제조업체: Fairchild Semiconductor

( fairchild )

74LS75 latch

데이터시트 다운로드
:

[ 74LS75.PDF ]

[ 74LS75 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


74LS73

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs - Fairchild Semiconductor



74LS73

Dual J-K Flip-Flops(with Clear) - Hitachi Semiconductor



74LS73

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP - Motorola Semiconductors



74LS73A

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs - Fairchild Semiconductor



74LS73A

Dual J-K Flip-Flops(with Clear) - Hitachi Semiconductor



74LS74

LOW POWER SCHOTTKY - ON Semiconductor



74LS74

Dual Positive-Edge-Triggered D Flip-Flops - Fairchild Semiconductor



74LS74

Dual D-type Positive Edge-triggered Flip-Flops(With Preset and Clear) - Hitachi Semiconductor



74LS74

Dual Positive-Edge-Triggered D Flip-Flops with Preset/ Clear and Complementary Outputs - National Semiconductor