파트넘버.co.kr 74AHC373 데이터시트 PDF


74AHC373 반도체 회로 부품 판매점

Octal D-type transparent latch; 3-state



NXP Semiconductors 로고
NXP Semiconductors
74AHC373 데이터시트, 핀배열, 회로
INTEGRATED CIRCUITS
DATA SHEET
74AHC373; 74AHCT373
Octal D-type transparent latch;
3-state
Product specification
Supersedes data of 1998 Dec 11
File under Integrated Circuits, IC06
1999 Nov 23


74AHC373 데이터시트, 핀배열, 회로
Philips Semiconductors
Octal D-type transparent latch; 3-state
Product specification
74AHC373; 74AHCT373
FEATURES
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
CDM EIA/JESD22-C101 exceeds 1000 V
Balanced propagation delays
All inputs have Schmitt-trigger actions
Inputs accepts voltages higher than VCC
Common 3-state output enable input
Functionally identical to the ‘533’, ‘563’ and ‘573’
For AHC only: operates with CMOS input levels
For AHCT only: operates with TTL input levels
Specified from 40 to +85 °C and 40 to +125 °C.
DESCRIPTION
The 74AHC/AHCT373 are high-speed Si-gate CMOS
devices and are pin compatible with Low power Schottky
TTL (LSTTL). They are specified in compliance with
JEDEC standard no. 7A.
The 74AHC/AHCT373 are octal D-type transparent
latches featuring separate D-type inputs for each latch and
3-state outputs for bus oriented applications. A Latch
Enable (LE) input and an Output Enable (OE) input are
common to all latches.
The ‘373’ consists of eight D-type transparent latches with
3-state true outputs. When LE is HIGH, data at the
Dn inputs enters the latches. In this condition the latches
are transparent, i.e. a latch output will change state each
time its corresponding D-input changes.
When LE is LOW the latches store the information that
was present at the D-inputs a set-up time preceding the
HIGH-to-LOW transition of LE. When OE is LOW, the
contents of the 8 latches are available at the outputs.
When OE is HIGH, the outputs go to the high-impedance
OFF-state. Operation of the OE input does not affect the
state of the latches.
The ‘373’ is functionally identical to the ‘533’, ‘563’ and
‘573’, but the ‘533’ and ‘563’ have inverted outputs and the
‘563’ and ‘573’ have a different pin arrangement.
QUICK REFERENCE DATA
Ground = 0 V; Tamb = 25 °C; tr = tf 3.0 ns.
SYMBOL
PARAMETER
CONDITIONS
tPHL/tPLH
CI
CO
CPD
propagation delay
Dn to Qn; LE to Qn
input capacitance
output capacitance
power dissipation
capacitance
CL = 15 pF; VCC = 5 V
VI = VCC or GND
CL = 50 pF; f = 1 MHz;
notes 1 and 2
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW).
PD = CPD × VCC2 × fi + (CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
(CL × VCC2 × fo) = sum of outputs;
CL = output load capacitance in pF;
VCC = supply voltage in Volts.
2. The condition is VI = GND to VCC.
TYPICAL
AHC
4.3
AHCT
4.3
3.0 3.0
4.0 4.0
10 12
UNIT
ns
pF
pF
pF
1999 Nov 23
2




PDF 파일 내의 페이지 : 총 20 페이지

제조업체: NXP Semiconductors

( nxp )

74AHC373 latch

데이터시트 다운로드
:

[ 74AHC373.PDF ]

[ 74AHC373 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


74AHC373

Octal D-type transparent latch; 3-state - NXP Semiconductors



74AHC373D

Octal D-type transparent latch; 3-state - NXP Semiconductors



74AHC373PW

Octal D-type transparent latch; 3-state - NXP Semiconductors



74AHC373PWDH

Octal D-type transparent latch; 3-state - NXP Semiconductors



74AHC374

Octal D-type flip-flop; positive edge-trigger; 3-state - NXP Semiconductors



74AHC374D

Octal D-type flip-flop; positive edge-trigger; 3-state - NXP Semiconductors



74AHC374PW

Octal D-type flip-flop; positive edge-trigger; 3-state - NXP Semiconductors



74AHC374PWDH

Octal D-type flip-flop; positive edge-trigger; 3-state - NXP Semiconductors