|
NXP Semiconductors |
74AUP1G386
Low-power 3-input EXCLUSIVE-OR gate
Rev. 02 — 10 January 2008
www.DataSheet4U.com
Product data sheet
1. General description
The 74AUP1G386 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.
2. Features
s Wide supply voltage range from 0.8 V to 3.6 V
s High noise immunity
s Complies with JEDEC standards:
x JESD8-12 (0.8 V to 1.3 V)
x JESD8-11 (0.9 V to 1.65 V)
x JESD8-7 (1.2 V to 1.95 V)
x JESD8-5 (1.8 V to 2.7 V)
x JESD8-B (2.7 V to 3.6 V)
s ESD protection:
x HBM JESD22-A114E Class 3A exceeds 5000 V
x MM JESD22-A115-A exceeds 200 V
x CDM JESD22-C101-C exceeds 1000 V
s Low static power consumption; ICC = 0.9 µA (maximum)
s Latch-up performance exceeds 100 mA per JESD 78 Class II
s Inputs accept voltages up to 3.6 V
s Low noise overshoot and undershoot < 10 % of VCC
s IOFF circuitry provides partial Power-down mode operation
s Multiple package options
s Specified from −40 °C to +85 °C and −40 °C to +125 °C
NXP Semiconductors
74AUP1G386www.DataSheet4U.com
Low-power 3-input EXCLUSIVE-OR gate
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
74AUP1G386GW −40 °C to +125 °C SC-88
74AUP1G386GM −40 °C to +125 °C XSON6
74AUP1G386GF −40 °C to +125 °C XSON6
Description
Version
plastic surface-mounted package; 6 leads
SOT363
plastic extremely thin small outline package; no leads; SOT886
6 terminals; body 1 × 1.45 × 0.5 mm
plastic extremely thin small outline package; no leads; SOT891
6 terminals; body 1 × 1 × 0.5 mm
4. Marking
Table 2. Marking
Type number
74AUP1G386GW
74AUP1G386GM
74AUP1G386GF
5. Functional diagram
Marking code
aH
aH
aH
1A
3B
6C
Fig 1. Logic symbol
Y4
mnb143
1 =1
3
6
mnb145
Fig 2. IEC logic symbol
4
A
B
C
Fig 3. Logic diagram
Y
mnb144
74AUP1G386_2
Product data sheet
Rev. 02 — 10 January 2008
© NXP B.V. 2008. All rights reserved.
2 of 16
|