|
|
PDF IW4051BDW Data sheet ( Hoja de datos )
| Número de pieza | IW4051BDW | |
| Descripción | Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS | |
| Fabricantes | ETC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de IW4051BDW (archivo pdf) en la parte inferior de esta página. Total 6 Páginas | ||
|
No Preview Available !
TECHNICAL DATA
IW4051B
Analog Multiplexer Demultiplexer
High-Performance Silicon-Gate CMOS
The IW4051B analog multiplexer/demultiplexer is digitally
controlled analog switches having low ON impedance and very low
OFF leakage current. Control of analog signals up to 20V peak-to-
peak can be achieved by digital signal amplitudes of 4.5 to 20V (if VCC
- GND = 3V, a VCC - VEE of up to 13 V can be controlled; for VCC -
VEE level differences above 13V a VCC - GND of at least 4.5V is
required).
These multiplexer circuits dissipate extremely low quiescent power
over the full VCC -GND and VCC - VEE supply-voltage ranges,
independent of the logic state of the control signals. When a logic
“1”is present at the ENABLE input terminal all channels are off.
The IW4051B is a single 8-channel multiplexer having three binary
control inputs, A,B and C, and an ENABLE input. The three binary
signals select 1 of 8 channels to be turned on, and connect one of the 8
inputs to the output.
• Operating Voltage Range: 3.0 to 18 V
• Maximum input current of 1 µA at 18 V over full package-
temperature range; 100 nA at 18 V and 25°C
• Noise margin (over full package temperature range):
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
ORDERING INFORMATION
IW4051BN Plastic
IW4051BDW SOIC
TA = -55° to 125° C for all packages
PIN ASSIGNMENT
LOGIC DIAGRAM
Single-Pole, 8-Position Plus Common Off
PIN 16 =VCC
PIN 7 = VEE
PIN 8 = GND
FUNCTION TABLE
Control Inputs
Enable
Select
CBA
L LLL
L LLH
L LHL
L LHH
L HLL
L HLH
L HHL
L HHH
H XXX
X = don’t care
ON
Channels
X0
X1
X2
X3
X4
X5
X6
X7
None
97
1 page  
IW4051B
ADDITIONAL APPLICATION CHARACTERISTICS
Symbol
BW
THD
Parameter
Maximum On-
Channel
Bandwidth or
Minimum
Frequency
Response (-3db)
(-40db)
Feedthrough
Frequency (All
Channels OFF)
(-40db)
Signal Crosstalk
Frequency
Total Harmonic
Distortion
Test Conditions
VEE=GND
RL=1kΩ
20 log(VOS/VIS)=-3db
VOS at Common OUT/IN
VOS at Any Channel
VEE=GND
RL=1kΩ
20 log(VOS/VIS)=-40db
VOS at Common OUT/IN
VOS at Any Channel
VEE=GND
RL=1kΩ
20 log(VOS/VIS)=-40db
Between Any 2 Channels
VEE=GND
fIS=1kHz sine wave
- Address-or
VEE=GND, RL=10kΩ**
Enable to Signal tr,tf=20ns
Crosstalk
Square Wave
* Peak-to-peak voltage symmetrical about (VCC-VEE)/2.
** Both ends of channel.
VCC VIS Limit*
V V 25 °C Unit
10 5* 20 MHz
10 5* 60
10 5* 12
10 5*
8
10 5*
3
5 2* 0.3 %
10 3* 0.2
15 5* 012
10 - 65 mv
(Peak)
101
5 Page | ||
| Páginas | Total 6 Páginas | |
| PDF Descargar | [ Datasheet IW4051BDW.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| IW4051BDW | Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS | ETC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |