파트넘버.co.kr 74LVX112 데이터시트 PDF


74LVX112 반도체 회로 부품 판매점

Low Voltage Dual J-K Flip-Flops with Preset and Clear



Fairchild Semiconductor 로고
Fairchild Semiconductor
74LVX112 데이터시트, 핀배열, 회로
October 1996
Revised March 1999
74LVX112
Low Voltage Dual J-K Flip-Flops with Preset and Clear
General Description
The LVX112 is a dual J-K Flip-Flop where each flip-flop has
independent inputs (J, K, PRESET, CLEAR, and CLOCK)
and outputs (Q, Q). These devices are edge sensitive and
change states synchronously on the negative going transi-
tion of the clock pulse. Triggering occurs at a voltage level
of the clock and is not directly related to the transition time.
Clear and Preset are independent of the clock and are
accomplished by a low logic level on the corresponding
input. The J and K inputs can change when the clock is in
either state without affecting the flip-flop, provided that they
are in the desired state during the recommended setup and
hold times relative to the falling edge of the clock.
The inputs tolerate voltages up to 7V allowing the interface
of 5V systems to 3V systems.
Features
s Input voltage level translation from 5V–3V
s Ideal for low power/low noise 3.3V applications
Ordering Code:
Order Number Package Number
Package Description
74LVX112M
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
74LVX112SJ
M16D
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX112MTC
MTC16
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
Pin Descriptions
Pin Names
J1, J2, K1, K2
CLK1, CLK2
CLR1, CLR2
PR1, PR2
Q1, Q2, Q1, Q2
Description
Data Inputs
Clock Pulse Inputs (Active Falling edge)
Direct Clear Inputs (Active LOW)
Direct Preset Inputs (Active LOW)
© 1999 Fairchild Semiconductor Corporation DS012158.prf
www.fairchildsemi.com


74LVX112 데이터시트, 핀배열, 회로
Truth Table
Inputs
Outputs
PR CLR CP J K Q Q
L H X XX H L
H L X XX L H
L L X XX H H
H H
H H
h h Q0 Q0
lh L H
H H
hl H L
H H
l l Q0 Q0
H (h) = HIGH Voltage Level
L (l) = LOW Voltage Level
X = Immaterial
= HIGH-to-LOW Clock Transition
Q0 (Q0) = Before HIGH-to-LOW Transition of Clock
Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.
Logic Diagram
(One Half Shown)
www.fairchildsemi.com
2




PDF 파일 내의 페이지 : 총 6 페이지

제조업체: Fairchild Semiconductor

( fairchild )

74LVX112 flip-flop

데이터시트 다운로드
:

[ 74LVX112.PDF ]

[ 74LVX112 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


74LVX112

Low Voltage Dual J-K Flip-Flops with Preset and Clear - Fairchild Semiconductor



74LVX112M

Low Voltage Dual J-K Flip-Flops with Preset and Clear - Fairchild Semiconductor



74LVX112MTC

Low Voltage Dual J-K Flip-Flops with Preset and Clear - Fairchild Semiconductor



74LVX112SJ

Low Voltage Dual J-K Flip-Flops with Preset and Clear - Fairchild Semiconductor