파트넘버.co.kr 74LS74 데이터시트 PDF


74LS74 반도체 회로 부품 판매점

Dual Positive-Edge-Triggered D Flip-Flops



Fairchild Semiconductor 로고
Fairchild Semiconductor
74LS74 데이터시트, 핀배열, 회로
August 1986
Revised March 2000
DM74LS74A
Dual Positive-Edge-Triggered D Flip-Flops with
Preset, Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-trig-
gered D flip-flops with complementary outputs. The infor-
mation on the D input is accepted by the flip-flops on the
positive going edge of the clock pulse. The triggering
occurs at a voltage level and is not directly related to the
transition time of the rising edge of the clock. The data on
the D input may be changed while the clock is LOW or
HIGH without affecting the outputs as long as the data
setup and hold times are not violated. A low logic level on
the preset or clear inputs will set or reset the outputs
regardless of the logic levels of the other inputs.
Ordering Code:
Order Number Package Number
Package Description
DM74LS74AM
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS85ASJ
M14D
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS74AN
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Inputs
Outputs
PR CLR CLK D
Q
Q
LHXX
H
L
HLXX
L
H
L L X X H (Note 1) H (Note 1)
HHH
H
L
HHL
L
H
HH L X
Q0
Q0
H = HIGH Logic Level
X = Either LOW or HIGH Logic Level
L = LOW Logic Level
↑ = Positive-going Transition
Q0 = The output logic level of Q before the indicated input conditions were
established.
Note 1: This configuration is nonstable; that is, it will not persist when either
the preset and/or clear inputs return to their inactive (HIGH) level.
© 2000 Fairchild Semiconductor Corporation DS006373
www.fairchildsemi.com


74LS74 데이터시트, 핀배열, 회로
Absolute Maximum Ratings(Note 2)
Supply Voltage
7V
Input Voltage
7V
Operating Free Air Temperature Range 0°C to +70°C
Storage Temperature Range
65°C to +150°C
Note 2: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Recommended Operating Conditions
Symbol
Parameter
Min
VCC Supply Voltage
4.75
VIH HIGH Level Input Voltage
2
VIL LOW Level Input Voltage
IOH HIGH Level Output Current
IOL LOW Level Output Current
fCLK Clock Frequency (Note 3)
0
fCLK Clock Frequency (Note 4)
0
tW Pulse Width
Clock HIGH
18
(Note 3)
Preset LOW
15
Clear LOW
15
tW Pulse Width
(Note 4)
Clock HIGH
Preset LOW
25
20
Clear LOW
20
tSU Setup Time (Note 3)(Note 5)
20
tSU Setup Time (Note 4)(Note 5)
25
tH Hold Time (Note 5)(Note 6)
0
TA Free Air Operating Temperature
0
Note 3: CL = 15 pF, RL = 2 k, TA = 25°C, and VCC = 5V.
Note 4: CL = 50 pF, RL = 2 k, TA = 25°C, and VCC = 5V.
Note 5: The symbol () indicates the rising edge of the clock pulse is used for reference.
Note 6: TA = 25°C and VCC = 5V.
Nom
5
Max
5.25
0.8
0.4
8
25
20
70
Units
V
V
V
mA
mA
MHz
MHz
ns
ns
ns
ns
ns
°C
www.fairchildsemi.com
2




PDF 파일 내의 페이지 : 총 6 페이지

제조업체: Fairchild Semiconductor

( fairchild )

74LS74 flip-flop

데이터시트 다운로드
:

[ 74LS74.PDF ]

[ 74LS74 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


74LS73

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs - Fairchild Semiconductor



74LS73

Dual J-K Flip-Flops(with Clear) - Hitachi Semiconductor



74LS73

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP - Motorola Semiconductors



74LS73A

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs - Fairchild Semiconductor



74LS73A

Dual J-K Flip-Flops(with Clear) - Hitachi Semiconductor



74LS74

LOW POWER SCHOTTKY - ON Semiconductor



74LS74

Dual Positive-Edge-Triggered D Flip-Flops - Fairchild Semiconductor



74LS74

Dual D-type Positive Edge-triggered Flip-Flops(With Preset and Clear) - Hitachi Semiconductor



74LS74

Dual Positive-Edge-Triggered D Flip-Flops with Preset/ Clear and Complementary Outputs - National Semiconductor