파트넘버.co.kr 74ABT377CMSA 데이터시트 PDF


74ABT377CMSA 반도체 회로 부품 판매점

Octal D-Type Flip-Flop with Clock Enable



Fairchild Semiconductor 로고
Fairchild Semiconductor
74ABT377CMSA 데이터시트, 핀배열, 회로
January 1993
Revised November 1999
74ABT377
Octal D-Type Flip-Flop with Clock Enable
General Description
The ABT377 has eight edge-triggered, D-type flip-flops
with individual D inputs and Q outputs. The common buff-
ered Clock (CP) input loads all flip-flops simultaneously
when the Clock Enable (CE) is LOW.
The register is fully edge-triggered. The state of each D
input, one setup time before the LOW-to-HIGH clock transi-
tion, is transferred to the corresponding flip-flop’s Q output.
The CE input must be stable only one setup time prior to
the LOW-to-HIGH clock transition for predictable operation.
Features
s Clock enable for address and data synchronization
applications
s Eight edge-triggered D-type flip-flops
s Buffered common clock
s See ABT273 for master reset version
s See ABT373 for transparent latch version
s See ABT374 for 3-STATE version
s Output sink capability of 64 mA, source capability
of 32 mA
s Guaranteed latchup protection
s High impedance glitch free bus loading during entire
power up and power down cycle
s Non-destructive hot insertion capability
s Disable time less than enable time to avoid bus
contention
Ordering Code:
Order Number Package Number
Package Description
74ABT377CSC
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300Wide Body
74ABT377CSJ
M20D
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT377CMSA
MSA20
20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ABT377CMTC
MTC20
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter Xto the ordering code.
Connection Diagram
Pin Descriptions
Pin Names
D0D7
CE
CP
Q0Q7
Truth Table
Descriptions
Data Inputs
Clock Enable (Active LOW)
Clock Pulse Input
Data Outputs
Operating Mode
Inputs
Output
Load 1
Load 0
Hold
CP CE Dn
I h
I I
h X
Qn
H
L
No Change
(Do Nothing) X H X No Change
H = HIGH Voltage Level
X = Immaterial
L = LOW Voltage Level
= LOW-to-HIGH Clock Transition
h = HIGH Voltage Level one setup time prior to the
LOW-to-HIGH Clock Transition
I = LOW Voltage Level one setup time prior to the
LOW-to-HIGH Clock Transition
© 1999 Fairchild Semiconductor Corporation DS011550
www.fairchildsemi.com


74ABT377CMSA 데이터시트, 핀배열, 회로
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2




PDF 파일 내의 페이지 : 총 9 페이지

제조업체: Fairchild Semiconductor

( fairchild )

74ABT377CMSA flip-flop

데이터시트 다운로드
:

[ 74ABT377CMSA.PDF ]

[ 74ABT377CMSA 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


74ABT377CMSA

Octal D-Type Flip-Flop with Clock Enable - Fairchild Semiconductor