파트넘버.co.kr DM74AS74N 데이터시트 PDF


DM74AS74N 반도체 회로 부품 판매점

Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear



Fairchild Semiconductor 로고
Fairchild Semiconductor
DM74AS74N 데이터시트, 핀배열, 회로
April 1984
Revised March 2000
DM74AS74
Dual D-Type Positive-Edge-Triggered Flip-Flop
with Preset and Clear
General Description
The AS74 is a dual edge-triggered flip-flops. Each flip-flop
has individual D, clock, clear and preset inputs, and also
complementary Q and Q outputs.
Information at input D is transferred to the Q output on the
positive going edge of the clock pulse. Clock triggering
occurs at a voltage level of the clock pulse and is not
directly related to the transition time of the positive going
pulse. When the clock input is at either the HIGH or LOW
level, the D input signal has no effect.
Asynchronous preset and clear inputs will set or clear Q
output respectively upon the application of LOW level sig-
nal.
Features
s Switching specifications at 50 pF
s Switching specifications guaranteed over full tempera-
ture and VCC range
s Advanced oxide-isolated, ion-implanted Schottky TTL
process
s Functionally and pin-for-pin compatible with Schottky
and LS TTL counterpart
s Improved AC performance over S74 at approximately
half the power
Ordering Code:
Order Number Package Number
Package Description
DM74AS74M
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74AS74SJX
M14D
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74AS74N
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Inputs
Outputs
PR CLR CLK D
Q
Q
LHXX
H
L
HLXX
L
H
L L X X H (Note 1) H (Note 1)
HHH
H
L
HHL
L
H
HHL X
Q0
Q0
L = LOW State
H = HIGH State
X = Don't Care
↑ = Positive Edge Transition
Q0 = Previous Condition of Q
Note 1: This condition is nonstable; it will not persist when preset and clear
inputs return to their inactive (HIGH) level. The output levels in this condi-
tion are not guaranteed to meet the VOH specification.
© 2000 Fairchild Semiconductor Corporation DS006282
www.fairchildsemi.com


DM74AS74N 데이터시트, 핀배열, 회로
Logic Diagram
www.fairchildsemi.com
2




PDF 파일 내의 페이지 : 총 7 페이지

제조업체: Fairchild Semiconductor

( fairchild )

DM74AS74N flip-flop

데이터시트 다운로드
:

[ DM74AS74N.PDF ]

[ DM74AS74N 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


DM74AS74

Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear - Fairchild Semiconductor



DM74AS74M

Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear - Fairchild Semiconductor



DM74AS74N

Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear - Fairchild Semiconductor



DM74AS74SJX

Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear - Fairchild Semiconductor