|
|
PDF 74HCT273 Data sheet ( Hoja de datos )
| Número de pieza | 74HCT273 | |
| Descripción | Octal D-type flip-flop | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74HCT273 (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
74HC273; 74HCT273
Octal D-type flip-flop with reset; positive-edge trigger
Rev. 5 — 26 February 2016
Product data sheet
1. General description
The 74HC273; 74HCT273 is an octal positive-edge triggered D-type flip-flop. The device
features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of
their corresponding Dn inputs that meet the set-up and hold time requirements on the
LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW independently
of clock and data inputs. Inputs include clamp diodes. This enables the use of current
limiting resistors to interface inputs to voltages in excess of VCC.
2. Features and benefits
Input levels:
For 74HC273: CMOS level
For 74HCT273: TTL level
Common clock and master reset
Eight positive edge-triggered D-type flip-flops
Complies with JEDEC standard no. 7A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C
3. Ordering information
Table 1. Ordering information
Type number Package
Temperature range Name
Description
Version
74HC273D 40 C to +125 C SO20
plastic small outline package; 20 leads; body width 7.5 mm SOT163-1
74HCT273D
74HC273DB 40 C to +125 C SSOP20
74HCT273DB
plastic shrink small outline package; 20 leads; body width SOT339-1
5.3 mm
74HC273PW 40 C to +125 C TSSOP20 plastic thin shrink small outline package; 20 leads; body
74HCT273PW
width 4.4 mm
SOT360-1
74HC273BQ 40 C to +125 C
74HCT273BQ
DHVQFN20 plastic dual in-line compatible thermal enhanced very thin SOT764-1
quad flat package; no leads; 20 terminals;
body 2.5 4.5 0.85 mm
1 page  
NXP Semiconductors
74HC273; 74HCT273
Octal D-type flip-flop with reset; positive-edge trigger
6. Functional description
Table 3. Function table[1]
Operating modes
Inputs
MR
reset (clear)
L
load “1”
H
load “0”
H
CP
X
Dn
X
h
l
[1] H = HIGH voltage level;
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;
L = LOW voltage level;
l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;
X = don’t care;
= LOW-to-HIGH clock transition.
7. Limiting values
Outputs
Qn
L
H
L
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)
Symbol Parameter
Conditions
Min Max Unit
VCC supply voltage
IIK input clamping current VI < 0.5 V or VI > VCC + 0.5 V
IOK
output clamping current
VO < 0.5 V or VO > VCC + 0.5 V
IO output current
0.5 V < VO < VCC + 0.5 V
0.5
[1] -
[1] -
-
+7 V
20 mA
20 mA
25 mA
ICC
IGND
Tstg
Ptot
supply current
ground current
storage temperature
total power dissipation
Tamb = 40 C to +125 C
SO20, SSOP20, TSSOP20 and
DHVQFN20 package
-
50
65
[2] -
50
-
+150
mA
mA
C
500 mW
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SO20 package: above 70 C the value of Ptot derates linearly with 8 mW/K.
For SSOP20 and TSSOP20 packages: above 60 C the value of Ptot derates linearly with 5.5 mW/K.
For DHVQFN20 packages: Ptot derates linearly with 4.5 mW/K above 60 C.
74HC_HCT273
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 26 February 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
5 of 20
5 Page 
NXP Semiconductors
74HC273; 74HCT273
Octal D-type flip-flop with reset; positive-edge trigger
9,
&3LQSXW
*1'
9,
'QLQSXW
*1'
90
W VX
WK
90
WVX
WK
92+
4QRXWSXW
92/
90
PQD
Fig 9.
Measurement points are given in Table 8.
The shaded areas indicate when the input is permitted to change for predictable output performance.
VOL and VOH are typical voltage output levels that occur with the output load.
Data set-up and hold times data input (Dn)
Table 8. Measurement points
Type
Input
VI
74HC273
VCC
74HCT273
3V
VM
0.5VCC
1.3 V
Output
VM
0.5VCC
1.3 V
74HC_HCT273
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 26 February 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
11 of 20
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet 74HCT273.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74HCT27 | Triple 3-input NOR gate |  Philips |
| 74HCT27 | Triple 3-input NOR gate | NXP Semiconductors |
| 74HCT273 | Octal D-type flip-flop | NXP Semiconductors |
| 74HCT273 | Octal D-type flip-flop with reset; positive-edge trigger | Philips |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |