|
Fairchild Semiconductor |
August 1999
Revised October 1999
74ACT16540
16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs
General Description
The ACT16540 contains sixteen inverting buffers with 3-
STATE outputs designed to be employed as a memory and
address driver, clock driver, or bus-oriented transmitter/
receiver. The device is byte controlled. Each byte has sep-
arate 3-STATE control inputs which can be shorted
together for full 16-bit operation.
Features
s Separate control logic for each byte
s Outputs source/sink 24 mA
s TTL-compatible inputs
Ordering Code:
Order Number
74ACT16540SSC
74ACT16540MTD
Package Number
Package Description
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300” Wide
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Device also available in Tape and Reel Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
Pin Descriptions
Pin Names
OEn
I0–I15
O0–O15
Description
Output Enable Input (Active LOW)
Inputs
Outputs
FACT™ is a trademark of Fairchild Semiconductor Corporation.
© 1999 Fairchild Semiconductor Corporation DS500299
www.fairchildsemi.com
Functional Description
The ACT16540 contains sixteen inverting buffers with 3-
STATE standard outputs. The device is byte controlled with
each byte functioning identically, but independent of the
other. The control pins may be shorted together to obtain
full 16-bit operation. The 3-STATE outputs are controlled by
an Output Enable (OEn) input for each byte. When OEn is
LOW, the outputs are in 2-state mode. When OEn is HIGH,
the outputs are in the high impedance mode, but this does
not interfere with entering new data into the inputs.
Truth Tables
Inputs
OE1
L
H
X
OE2
L
X
H
LL
Inputs
OE3
L
OE4
L
HX
XH
LL
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
I0–I7
H
X
X
L
I8–I15
H
X
X
L
Outputs
O0–O7
L
Z
Z
H
Outputs
O8–O15
L
Z
Z
H
Logic Diagram
www.fairchildsemi.com
2
|