|
|
PDF A25P020 Data sheet ( Hoja de datos )
| Número de pieza | A25P020 | |
| Descripción | Serial Flash Memory | |
| Fabricantes | AMIC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de A25P020 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
A25P020 Series
Preliminary
2Mbit Low Voltage, Serial Flash Memory
With 100MHz Uniform 4KB Sectors
Document Title
2Mbit Low Voltage, Serial Flash Memory With 100MHz Uniform 4KB Sectors
Revision History
Rev. No.
0.0
0.1
0.2
History
Initial issue
Change supply voltage from “2.5V~3.6V to “2.3V~3.6V
Table 14. AC Characteristics (2.3V~3.6V): Update tPP, tSE, tBE, tCE values
Change 8-pin USON(2*3mm) package outline dimensions
Modify 8-pin USON(2*3mm) package outline dimensions
Issue Date
January 10, 2014
June 25, 2014
Remark
Preliminary
November 14, 2014
PRELIMINARY (November, 2014, Version 0.2)
AMIC Technology Corp.
1 page  
SPI MODES
These devices can be driven by a microcontroller with its SPI
peripheral running in either of the two following modes:
– CPOL=0, CPHA=0
– CPOL=1, CPHA=1
For these two modes, input data is latched in on the rising
edge of Serial Clock (C), and output data is available from the
A25P020 Series
falling edge of Serial Clock (C).
The difference between the two modes, as shown in Figure 2,
is the clock polarity when the bus master is in Stand-by mode
and not transferring data:
– C remains at 0 for (CPOL=0, CPHA=0)Æ Mode 0
– C remains at 1 for (CPOL=1, CPHA=1)Æ Mode 3
Figure 1. Bus Master and Memory Devices on the SPI Bus
SPI Interface with
(CPOL, CPHA)
= (0, 0) or (1, 1)
SDO
SDI
SCK
Bus Master
(ST6, ST7, ST9,
ST10, Other)
CS3 CS2 CS1
C DO DIO
SPI Memory
Device
S W HOLD
C DO DIO
SPI Memory
Device
S W HOLD
C DO DIO
SPI Memory
Device
S W HOLD
Note: The Write Protect ( W ) and Hold ( HOLD ) signals should be driven, High or Low as appropriate.
Figure 2. SPI Modes Supported
CPOL CPHA
Mode 0 0
0C
Mode 3 1
1C
DIO
DO
MSB
MSB
PRELIMINARY (November, 2014, Version 0.2)
4
AMIC Technology Corp.
5 Page 
Write Enable (WREN)
The Write Enable (WREN) instruction (Figure 4.) sets the
Write Enable Latch (WEL) bit.
The Write Enable Latch (WEL) bit must be set prior to every
Page Program (PP), Sector Erase (SE), Block Erase (BE)
Chip Erase (CE) and Write Status Register (WRSR)
A25P020 Series
instruction.
The Write Enable (WREN) instruction is entered by driving
Chip Select ( S ) Low, sending the instruction code, and then
driving Chip Select ( S ) High.
Figure 4. Write Enable (WREN) Instruction Sequence
S
01 23 45 67
C
Instruction
DIO
High Impedance
DO
Write Disable (WRDI)
The Write Disable (WRDI) instruction (Figure 5.) resets the
Write Enable Latch (WEL) bit.
The Write Disable (WRDI) instruction is entered by driving Chip
Select ( S ) Low, sending the instruction code, and then driving
Chip The Write Enable Latch (WEL) bit is reset under the
following conditions:
﹣ Power-up
﹣ Write Disable (WRDI) instruction completion
﹣ Write Status Register (WRSR) instruction completion
﹣ Page Program (PP) instruction completion
﹣ Sector Erase (SE) instruction completion
﹣ Block Erase (BE) instruction completion
-- Chip Erase (CE) instruction completion
Figure 5. Write Disable (WRDI) Instruction Sequence
S
01 23 45 67
C
Instruction
DIO
High Impedance
DO
PRELIMINARY (November, 2014, Version 0.2)
10
AMIC Technology Corp.
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet A25P020.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| A25P020 | Serial Flash Memory | AMIC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |