파트넘버.co.kr 74S280 데이터시트 PDF


74S280 반도체 회로 부품 판매점

DM74S280



Fairchild Semiconductor 로고
Fairchild Semiconductor
74S280 데이터시트, 핀배열, 회로
August 1986
Revised May 2000
DM74S280
9-Bit Parity Generator/Checker
General Description
These universal, nine-bit parity generators/checkers utilize
Schottky-clamped TTL high-performance circuitry, and fea-
ture odd/even outputs to facilitate operation of either odd or
even parity applications. The word-length capability is eas-
ily expanded by cascading.
The DM74S280 can be used to upgrade the performance
of most systems utilizing the DM74180 parity generator/
checker. Although the DM74S280 is implemented without
expander inputs, the corresponding function is provided by
the availability of all input at pin 4, and no internal connec-
tion at pin 3. This permits the DM74S280 to be substituted
for the 180 in existing designs to produce an identical func-
tion, even if DM74S280’s are mixed with existing 180’s.
Input buffers are provided so that each input represents
only one normal 74S load, and full fan-out to 10 normal
Series 74S loads is available from each of the outputs at
low logic levels. A fan-out to 20 normal Series 74S loads is
provided at high logic levels, to facilitate connection of
unused inputs to used inputs.
Features
s Generates either odd or even parity for nine data lines
s Cascadable for N-bits
s Can be used to upgrade existing systems using MSI par-
ity circuits
s Typical data-to-output delay14 ns
Ordering Code:
Order Number Package Number
Package Description
DM74S280M
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74S280N
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter Xto the ordering code.
Connection Diagram
Function Table
Number of Inputs
(A Thru I) that are HIGH
0, 2, 4, 6, 8
1, 3, 5, 7, 9
Outputs
Even
Odd
HL
LH
© 2000 Fairchild Semiconductor Corporation DS006483
www.fairchildsemi.com


74S280 데이터시트, 핀배열, 회로
Logic Diagram
Typical Applications
Three DM74S280s can be used to implement a 25-line
parity generator/checker. This arrangement will provide
parity in typically 25 ns. (See Figure 1.)
Longer word lengths can be implemented by cascading
DM74S280s. As shown in Figure 2, parity can be gener-
ated for word lengths up to 81 bits in typically 25 ns.
FIGURE 1. 25-Line Parity/Generator Checker
FIGURE 2. 81-Line Parity/Generator Checker
www.fairchildsemi.com
2




PDF 파일 내의 페이지 : 총 5 페이지

제조업체: Fairchild Semiconductor

( fairchild )

74S280 data

데이터시트 다운로드
:

[ 74S280.PDF ]

[ 74S280 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


74S280

DM74S280 - Fairchild Semiconductor



74S287

DM74S287 - National Semiconductor



74S288

256-BIT TTL PROM - National Semiconductor



74S289

64BIT RANDOM ACCESS MEMORY - ETC