|
Zarlink Semiconductor |
www.DataSheet4U.com
ZL30142
SyncE SONET/SDH
G.8262/Stratum 3 System Synchronizer
Short Form Data Sheet
Features
• Supports the requirements of ITU-T G.8262 for
synchronous Ethernet Equipment slave Clocks
(EEC option 1 and 2)
• Supports the requirements of Telcordia GR-1244
Stratum 3 and GR-253, ITU-T G.812, G.813
• Supports ITU-T G.823, G.824 and G.8261 for 2048
kbit/s and 1544 kbit/s interfaces
• Meets the SONET/SDH jitter generation
requirements up to OC-48/STM-16
• Synchronizes to telecom reference clocks (2 kHz,
N*8 kHz up to 77.76 MHz, 155.52 MHz) or to
Ethernet reference clocks (25 MHz, 50 MHz,
62.5 MHz, 125 MHz)
• Generates standard SONET/SDH clock rates (e.g.,
19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz,
622.08 MHz) or Ethernet clock rates (e.g., 25 MHz,
50 MHz, 125 MHz, 156.25 MHz, 312.5 MHz) for
synchronizing Gigabit Ethernet PHYs
• Programmable output synthesizer generates
telecom clock frequencies from any multiple of
8 kHz up to 100 MHz
• Generates several styles of telecom frame pulses
with selectable pulse width, polarity and frequency
• Internal state machine automatically controls mode
of operation (free-run, locked, holdover)
February 2009
Ordering Information
ZL30142GGG 64 Pin CABGA
ZL30142GGG2 64 Pin CABGA*
*Pb Free Tin/Silver/Copper
-40oC to +85oC
Trays
Trays
• Flexible input reference monitoring automatically
disqualifies references based on frequency and
phase irregularities
• Provides automatic reference switching and
holdover during loss of reference input
• Supports master/slave configuration and dynamic
input to output delay compensation for
AdvancedTCATM
• Configurable input to output delay and output to
output phase alignment
Applications
• ITU-T G.8262 System Timing Cards which support
1 GbE interfaces
• Telcordia GR-253 Carrier Grade SONET/SDH
Stratum 3 System Timing Cards
ref0
ref1
ref2
sync0
sync1
sync2
/N1
/N2
osci osco
ref
DPLL
sync
SONET/
Ethernet
APLL
Programmable
Synthesizer
N*8kHz
diff
apll_clk
p_clk
p_fp
mode lock hold
I2C/SPI
JTAG
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2009, Zarlink Semiconductor Inc. All Rights Reserved.
www.DataSheet4U.com
1.0 High Level Overview
ZL30142
Short Form Data Sheet
The ZL30142 SONET/SDH/GbE Stratum 3 System Synchronizer and SETS device is a highly integrated device
that provides all of the functionality that is required for a central timing card in carrier grade network equipment. The
basic functions of a central timing card include:
• Input reference monitoring for both frequency accuracy and phase irregularities
• Automatic input reference selection
• Support of both external timing and line timing modes
• Hitless reference switching
• Wander and jitter filtering
• Master/slave crossover for minimizing phase alignment between redundant timing cards
• Independent derived output timing path for support of the SETS functionality
In a typical application, the main timing path uses the DPLL to synchronize to either an external BITS source or to a
recovered line timed source. The DPLL monitors the references and automatically selects the best available
reference based on configurable priority and revertive properties. the DPLL provides the wander filtering function
and the P0 synthesizer generates a jitter filtered clock and frame pulse for the system timing bus which supplies all
line cards with a common timing reference.
B IT S A
B IT S B
C en tral
T im in g
C ard
SP
ZL30142
DPLL
XO VER
PS
ZL30142
DPLL
C en tral
T im in g
C ard
PS
P
1 9 .4 4 M H z
1 9 .4 4 M H z
1 9 .4 4 M H z
L in e R e c o v e re d T im in g
A
S y s te m T im in g B u s
B
AB
BA
SP
S
T e le c o m
B a c k p la n e
1 9 .4 4 M H z
P rog
S yn th
Rx
DPLL
ZL30146
Tx
DPLL
APLL
8 kHz
O C -192
L in e C a rd
6 2 2 .0 8 M H z
PHY
Tx
DPLL
ZL30146
APLL
P rog
S yn th
Rx
DPLL
1 5 6 .2 5 M H z
PHY
25 M Hz
10G bE
L in e C a rd
Figure 2 - Typical Application of the ZL30142
2
Zarlink Semiconductor Inc.
|