|
|
PDF ST62E80B Data sheet ( Hoja de datos )
| Número de pieza | ST62E80B | |
| Descripción | 8-BIT OTP/EPROM MCU | |
| Fabricantes | STMicroelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ST62E80B (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
ST62T80B/E80B
8-BIT OTP/EPROM MCU WITH LCD DRIVER,
EEPROM AND A/D CONVERTER
s 3.0 to 6.0V Supply Operating Range
s 8 MHz Maximum Clock Frequency
s -40 to +85°C Operating Temperature Range
s Run, Wait and Stop Modes
s 5 Interrupt Vectors
s Look-up Table capability in Program Memory
s Data Storage in Program Memory:
User selectable size
s Data RAM: 192 bytes
s Data EEPROM: 128 bytes
s User Programmable Options
s 22 I/O pins, fully programmable as:
– Input with pull-up resistor
– Input without pull-up resistor
– Input with interrupt generation
– Open-drain or push-pull output
– Analog Input
s 10 I/O lines can sink up to 20mA to drive LEDs
or TRIACs directly
s One 8-bit Timer/Counter with 7-bit
programmable prescaler
s One 8-bit Auto-Reload Timer with 7-bit
programmable prescaler (ARTimer)
s Digital Watchdog
s 8-bit A/D Converter with 12 analog inputs
s 8-bit Synchronous Peripheral Interface (SPI)
s 8-bit Asynchronous Peripheral Interface (UART)
s LCD driver with 48 segment outputs, 8
backplane outputs, 8 software selectable
segment/backplane outputs and selectable
multiplexing ratio.
s 32kHz oscillator for stand-by LCD operation
s On-chip Clock oscillator can be driven by Quartz
Crystal or Ceramic resonator
s One external Non-Maskable Interrupt
s ST6280-EMU2 Emulation and Development
System (connects to an MS-DOS PC via a
parallel port).
PQFP100
CQFP100W
(See end of Datasheet for Ordering Information)
DEVICE SUMMARY
DEVICE OTP
(Bytes)
ST62T80B 7948
ST62E80B
EPROM EEPROM
(Bytes) (Bytes)
- 128
7948
128
LCD display
8 x 56 or
16 x 48
8 x 56
or 16 x 48
February 2003
Rev. 2.8
1/80
1
1 page  
ST62T80B/E80B
1 GENERAL DESCRIPTION
1.1 INTRODUCTION
The ST62T80B and ST62E80B devices are low
cost members of the ST62xx 8-bit HCMOS family
of microcontrollers, which is targeted at low to me-
dium complexity applications. All ST62xx devices
are based on a building block approach: a com-
Figure 1. Block Diagram
mon core is surrounded by a number of on-chip
peripherals.
The ST62E80B is the erasable EPROM version of
the ST62T80B device, which may be used to em-
ulate the ST62T80B device, as well as the respec-
tive ST6280B ROM devices.
TEST/VPP
NMI
TEST
8-BIT
A/D CONVERTER
INTERRUPT
PROGRAM
Memory
7948 bytes
DATA ROM
USER
SELECTABLE
DATA RAM
192 Bytes
DATA EEPROM
128 Bytes
PC
STACK LEVEL 1
STACK LEVEL 2
STACK LEVEL 3
STACK LEVEL 4
STACK LEVEL 5
STACK LEVEL 6
8 BIT CORE
POWER OSCILLATOR RESET
SUPPLY
PORT A
PORT B
ARTIMER
UART
PORT C
LCD DRIVER
OSC 32kHz
TIMER
DIGITAL
WATCHDOG
SPI (SERIAL
PERIPHERAL
INTERFACE)
PA2..PA3 / 20mA Sink
PA4 / TIMER / 20mA Sink
PA5 / Scl / 20mA Sink
PA6 / Sin / 20mA Sink
PA7 / Sout / 20mA Sink
PB0 / TXD1 / Ain
PB1 / RXD1 / Ain
PB2..PB5 / Ain
PB6 / ARTIMin / Ain
PB7 / ARTIMout / Ain
PC0..PC3 / 20mA Sink
PC4..PC7 / Ain
COM1..COM8
S9..S56
COM9..COM16 / S1..S8
VLCD
VLCD1/5
VLCD2/5
VLCD3/5
VLCD4/5
OSC32in
OSC32out
VDD VSS OSCin OSCout RESET
(VPP on EPROM/OTP versions only)
VA0479
5/80
5
5 Page 
ST62T80B/E80B
MEMORY MAP (Cont’d)
1.3.5 Data Window Register (DWR)
Data Window Register (DWR)
The Data read-only memory window is located from
address 0040h to address 007Fh in Data space. It
allows direct reading of 64 consecutive bytes locat-
ed anywhere in program memory, between ad-
dress 0000h and 1FFFh (top memory address de-
pends on the specific device). All the program
memory can therefore be used to store either in-
structions or read-only data. Indeed, the window
can be moved in steps of 64 bytes along the pro-
gram memory by writing the appropriate code in the
Data Window Register (DWR).
The DWR can be addressed like any RAM location
in the Data Space, it is however a write-only regis-
ter and therefore cannot be accessed using single-
bit operations. This register is used to position the
64-byte read-only data window (from address 40h
to address 7Fh of the Data space) in program
memory in 64-byte steps. The effective address of
the byte to be read as data in program memory is
obtained by concatenating the 6 least significant
bits of the register address given in the instruction
(as least significant bits) and the content of the
DWR register (as most significant bits), as illustrat-
ed in Figure 5 below. For instance, when address-
ing location 0040h of the Data Space, with 0 load-
ed in the DWR register, the physical location ad-
dressed in program memory is 00h. The DWR reg-
ister is not cleared on reset, therefore it must be
written to prior to the first access to the Data read-
only memory window area.
Address: 0C9h — Write Only
70
- DWR6 DWR5 DWR4 DWR3 DWR2 DWR1 DWR0
Bits 7 = Not used.
Bit 6-0 = DWR6-DWR0: Data read-only memory
Window Register Bits. These are the Data read-
only memory Window bits that correspond to the
upper bits of the data read-only memory space.
Caution: This register is undefined on reset. Nei-
ther read nor single bit instructions may be used to
address this register.
Note: Care is required when handling the DWR
register as it is write only. For this reason, the
DWR contents should not be changed while exe-
cuting an interrupt service routine, as the service
routine cannot save and then restore the register’s
previous contents. If it is impossible to avoid writ-
ing to the DWR during the interrupt service routine,
an image of the register must be saved in a RAM
location, and each time the program writes to the
DWR, it must also write to the image register. The
image register must be written first so that, if an in-
terrupt occurs between the two instructions, the
DWR is not affected.
Figure 5. Data read-only memory Window Memory Addressing
DATA ROM
13 12 11 10 9 8 7 6 5 4 3 2 1 0 PROGRAM SPACE ADDRESS
WINDOW REGISTER 7 6 5 4 3 2 1 0
READ
CONTENTS
(DWR)
5 4 3 2 1 0 DATA SPACE ADDRESS
01
40h-7Fh
IN INSTRUCTION
Example:
DWR=28h
0 10 1 0 0 0
DATA SPACE ADDRESS
01 0 110 0 1
59h
ROM
ADDRESS:A19h
0 10 1 0 0 0 0 1 1 0 0 1
VR0A1573
11/80
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet ST62E80B.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ST62E80B | 8-BIT OTP/EPROM MCU | STMicroelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |