|
|
PDF ET1011 Data sheet ( Hoja de datos )
| Número de pieza | ET1011 | |
| Descripción | Evaluation Board | |
| Fabricantes | Agere | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ET1011 (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
ET1011
Evaluation Board
User Guide
Revision 2.0
This information is Agere Systems Proprietary and Confidential.
It is shared under Non-Disclosure Agreement (NDA).
AGERE SYSTEMS PROPRIETARY (RESTRICTED)
Solely for authorized persons having a need to know pursuant to company instructions.
9/9/2004
1 page  
ET1011 Evaluation Board User Guide
Version 1.0
2.1. Serial Management Interface
The Serial Management Interface (SMI) allows for register configuration. The SMI bus consists of
MDIO (Data) and MDC (Clock). For the ET1011 EB, this configuration path can be directed to either
the MII Connector (P1) or to a header (J7). Two jumpers on board determine which communication
path controls the SMI bus. When communicating with the PHY on the SMI, it is necessary to configure
the PHY’s SMI address. This is accomplished using jumpers (JP4-7). The address range is from 0-15.
Refer to Table 2-1- PHY Address Selection for configuration. An auxiliary SMI header (J17) is provided
for “Daisy Chaining” multiple evaluation boards together.
www.DataSheet4U.com
• J7 – Primary connection
• J17 – Auxilary connection to allow for daisy-chaining of boards
• JP3 – MDC selection between MII connector and J7/J17 headers
• JP2 – MDIO selection between MII connector and J7/J17 headers
• JP4, JP5, JP6, JP7 – SMI Address Selection
3 2 1 0 PHY Address
JP7 JP6 JP5 JP4
Address
0000
0
0001
1
0010
2
0011
3
0100
4
0101
5
0110
6
0111
7
1000
8
1001
9
1010
10
1011
11
1100
12
1101
13
1110
14
1111
15
Table 2-1- PHY Address Selection
2.2. Hardware Configuration
The ET1011 PHY has many hardware configuration options. For simplicity, the ET1011 EB has pre-
configured most options for easy use.
There are four configuration options that the user has access to:
• J2 – Reset: Strap to enable hardware reset.
• J3 – SysClk: Strap to disable SYS_CLK output
• J4 – LPED: Strap to disable Low Power Energy Detect mode
• J6 – Coma: Strap to enable COMA mode
AGERE SYSTEMS PROPRIETARY (RESTRICTED)
Solely for authorized persons having a need to know pursuant to company instructions.
6
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet ET1011.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ET1011 | Evaluation Board | Agere |
| ET1011 | A gigabit Ethemet transceiver |  Agere Systems |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |