파트넘버.co.kr STEL-2060C 데이터시트 PDF


STEL-2060C 반도체 회로 부품 판매점

45Mbps Viterbi Decoder



Intel 로고
Intel
STEL-2060C 데이터시트, 핀배열, 회로
www.DataSheet4U.com
STEL-2060C/CR
Data Sheet
STEL-2060C/CR
45 Mbps
Viterbi Decoder
R


STEL-2060C 데이터시트, 핀배열, 회로
www.DataSheet4U.com
FEATURES
s 45 Mbps Operating Rate
s Constraint Length K = 7
G1 = 1718 G2 = 1338
s Multiple Rates: Rate 1/2 as well as
Punctured codes at Rates 2/3 through 7/8
s Internal Depuncturing Capability at Rates
2/3, 3/4 and 7/8
s Multiple Devices can be Multiplexed to
Give Higher Data Rates
s Optimized Interface to Operate with BPSK
and QPSK Demodulators
s Auto Node Sync Capability
s Differential Decoder
s “Invert G2” Descrambler
s Internal BER Monitor and BER
Measurement Circuit
s 5.2 dB Coding Gain @10-5 BER (R = 1/2)
s 100-pin PQFP Package
s 0.5 Micron CMOS Technology
BLOCK DIAGRAM
FUNCTIONAL DESCRIPTION
Convolutional encoding and Viterbi decoding are used to
provide forward error correction (FEC) which improves
digital communication performance over a noisy link. The
STEL-2060C is a specialized product designed to perform
this specific communications related function. At the
encoder a stream of symbols is created which introduces a
high degree of redundancy. This enables accurate decoding
of the information despite a high symbol error rate resulting
from an impaired communications link.
The STEL-2060C contains a K = 7 Viterbi Decoder. The data
inputs can be in offset binary or offset signed-magnitude
formats, with 3-bit soft decision. Auto node sync is provided
for applications where symbol uncertainty can occur. Rate
2/3, 3/4, 4/5, 5/6, 6/7 and 7/8 punctured signals can be
decoded, as well as non-punctured, Rate 1/2, signals. The
polynomials and puncturing patterns used are industry
standards. Depuncturing logic is incorporated into the
decoder to provide automatic depuncturing of received data
at rates 2/3, 3/4 and 7/8 when the puncturing patterns
supported by the device are used. A BER monitor is also
provided in the device, along with a circuit for computing
the mean value of the BER over an extended period. These
circuits operate with punctured codes as well as
unpunctured. The STEL-2060C incorporates a descrambler
for signals scrambled with the “Invert G2” algorithm. (With
this method the G2 symbols are logically inverted at the
encoder. This provides a very effective level of scrambling
for the purpose of avoiding long strings of ones or zeroes in
the transmitted signal using BPSK modulation.)
DSCRAM
OBIN
PARL
LDG2
G1
3
G2 3
2
PNCG1/G2
SYMCKIN
DCLKIN
SYNC
RATE
3
EXTSEL
THRES
CHOUNT
8
8
DDIF
DATA
ADDR
WR
RD
CSEL
8
3
RESET
SYMBOL
ALIGNMENT
AND
DEPUNCTURING
CIRCUIT
BRANCH
METRIC
ASSIGNMENT
TRACEBACK
MEMORY
TIMING AND
CONTROL
DIFFERENTIAL
DECODER
µP
INTERFACE
TO ALL REGISTERS
VITERBI
DECODER
(ACS)
NODE SYNC
CONTROL
BER
MONITOR
AND
COUNTER
AUTO
OOS
DATO
ODCLK
BERR
G1ERR
G2ERR
INT
STEL-2060C
2




PDF 파일 내의 페이지 : 총 19 페이지

제조업체: Intel

( intel )

STEL-2060C data

데이터시트 다운로드
:

[ STEL-2060C.PDF ]

[ STEL-2060C 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


STEL-2060

45Mbps Viterbi Decoder - Stanford Telecommunications



STEL-2060C

45Mbps Viterbi Decoder - Intel



STEL-2060CR

45Mbps Viterbi Decoder - Intel