|
|
PDF UR5596 Data sheet ( Hoja de datos )
| Número de pieza | UR5596 | |
| Descripción | MOS IC | |
| Fabricantes | Unisonic Technologies | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de UR5596 (archivo pdf) en la parte inferior de esta página. Total 11 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
UNISONIC TECHNOLOGIES CO.,LTD
UR5596
DDR TERMINATION
REGULATOR
MOS IC
DESCRIPTION
The UTC UR5596 is a linear bus termination regulator and
designed to meet JEDEC SSTL-2(Stub-Series Terminated
Logic) specifications for termination of DDR-SDRAM. It also can
be used in SSTL-3 or HSTL(High-Speed Transceiver Logic)
scheme. The device contains a high-speed OP AMP to provide
excellent response to the load transients, and can deliver 1.5A
continuous current and transient peaks up to 3A in the
application as required for DDR-SDRAM termination.
The UTC UR5596 also incorporates a VSENSE pin to provide
superior load regulation and a VREF output as a reference for the
chipset and DIMMs. Besides, an active low shutdown (SHDN)
pin provides Suspend To RAM (STR) functionality. When SHDN
is pulled low the VTT output will tri-state providing a high
impedance output, but, VREF will remain active. A power savings
advantage can be obtained in this mode through lower
quiescent current.
Regarding the output, VTT is capable of sinking and sourcing
current while regulating the output voltage equal to VDDQ/2. The
output stage has been designed to maintain excellent load
regulation while preventing shoot through. The UTC UR5596
also incorporates two distinct power rails that separates the
analog circuitry from the power output stage. This allows a split
rail approach to be utilized to decrease internal power
dissipation and permits UTC UR5596 to provide a termination
solution for DDRII SDRAM.
FEATURES
* Source and sink current
* Low output voltage offset
* No external resistors required
* Linear topology
* Suspend To Ram (STR) functionality
* Low external component count
* Thermal shutdown protection
SOP-8
*Pb-free plating product number: UR5596L
ORDERING INFORMATION
Ordering Number
Normal
Lead Free Plating
UR5596-S08-R UR5596L-S08-R
UR5596-S08-T UR5596L-S08-T
Package
SOP-8
SOP-8
Packing
Tape Reel
Tube
www.unisonic.com.tw
Copyright © 2005 Unisonic Technologies Co.,LTD
1
QW-R502-045,A
1 page  
UR5596
MOS IC
CAPACITOR SELECTION
A capacitor is recommended for improve performance during large load transients to prevent the input rail from
dropping, even though UR5596 does not require for input stability. The input capacitor should be located as close as
possible to the PVIN pin. The typical recommended value for AL electrolytic capacitors is 50 µF and 10 µF with X5R
or better for Ceramic capacitors. If AVIN and PVIN are separated, the 47µF capacitor should be placed as close to
possible to the PVIN rail. An additional 0.1uF ceramic capacitor can be placed on the AVIN rail to prevent excessive
noise from coupling into the device.
UTC UR5596 has been designed to be insensitive of output capacitor size or ESR (Equivalent Series Resistance).
The choice for output capacitor depends on the application and the requirements for load transient response of VTT.
As a general recommendation the output capacitor should be sized above 100 µF with a low ESR for SSTL
applications with DDR-SDRAM. The value of ESR should be determined by the maximum current spikes expected
and the extent at which the output voltage is allowed to droop.
THERMAL DISSIPATION
The UR5596 will generate heat result from internal power dissipation when current flow working. The device might
be damaged any beyond maximum junction temperature rating. The maximum allowable internal temperature rise
(TRmax) can be calculated given the maximum ambient temperature (TAmax) of the application and the maximum
allowable junction temperature (TJmax).
TRmax = TJmax − TAmax
From this equation, the maximum power dissipation (PDmax) of the part can be calculated:
PDmax = TRmax / θJA
The θJA of UR5596 can be calculated (refer to JEDEC standard) and will depend on several package type,
materials, ambient air temperature and so on.
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
5
QW-R502-045,A
5 Page 
UR5596
MOS IC
UTC assumes no responsibility for equipment failures that result from using products at values that
exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or
other parameters) listed in products specifications of any and all UTC products described or contained
herein. UTC products are not designed for use in life support appliances, devices or systems where
malfunction of these products can be reasonably expected to result in personal injury. Reproduction in
whole or in part is prohibited without the prior written consent of the copyright owner. The information
presented in this document does not form part of any quotation or contract, is believed to be accurate
and reliable and may be changed without notice.
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
11
QW-R502-045,A
11 Page | ||
| Páginas | Total 11 Páginas | |
| PDF Descargar | [ Datasheet UR5596.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| UR5595 | DDR TERMINATION REGULATOR | Unisonic Technologies |
| UR5596 | MOS IC | Unisonic Technologies |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |