파트넘버.co.kr Z80380 데이터시트 PDF


Z80380 반도체 회로 부품 판매점

Microprocessor



Zilog 로고
Zilog
Z80380 데이터시트, 핀배열, 회로
ZILOG
MICROPROCESSOR
m PRODUCT SPECIFICATION
ataSheet4U.co Z380FEATURES
.Ds Static CMOS Design with Low-Power Standby Mode
wOption
wws 32-Bit Internal Data Paths and ALU
ms Operating Frequency
o- DC-to-18 MHz at 5V
.c- DC-to-10 MHz at 3.3V
s Enhanced Instruction Set that Maintains Object-Code
UCompatibility with Z80® and Z180Microprocessors
t4s 16-Bit (64K) or 32-Bit (4G) Linear Address Space
es 16-Bit Data Bus with Dynamic Sizing
MICROPROCESSOR
s Two-Clock Cycle Instruction Execution Minimum
s Four Banks of On-Chip Register Files
s Enhanced Interrupt Capabilities, Including
16-Bit Vector
s Undefined Opcode Trap for Z380Instruction Set
s On-Chip I/O Functions:
- Six-Memory Chip Selects with Programmable Waits
- Programmable I/O Waits
- DRAM Refresh Controller
s 100-Pin QFP Package
heGENERAL DESCRIPTION
SThe Z380Microprocessor is an integrated high-
taperformance microprocessor with fast andefficientthrough-
put and increased memory addressing capabilities. The
aZ380offers a continuing growth path for present Z80-or
Z180-based designs, while maintaining Z80® CPU and
Z180® MPU object-code compatibility. The Z380MPU
.Denhancements include an improved 280 CPU, expanded
4-Gbyte space and flexible bus interface timing.
wAn enhanced version of the Z80 CPU is key to the Z380
MPU. The basic addressing modes of the Z80 micropro-
wcessor have been augmented as follows: Stack Pointer
mRelative loads and stores, 16-bit and 24-bit indexed off-
w osets, and more flexible Indirect Register addressing, with
www.DataSheet4U.call of the addressing modes allowing access to the entire
32-bit address space. Additions made to the instruction
set, include a full complement of 16-bit arithmetic and
logical operations, 16-bit I/O operations, multiply and
divide, plus a complete set of register-to-register loads
and exchanges.
The expanded basic register file of the Z80 MPU micropro-
cessor includes alternate register versions of the IX and IY
registers. There are four sets of this basic Z80 micropro-
cessor register file present in the Z380 MPU, along with the
necessary resources to manage switching between the
different register sets. All of the register-pairs and index
registers in the basic Z80 microprocessor register file are
expanded to 32 bits.
PS010001-0301


Z80380 데이터시트, 핀배열, 회로
ZILOG
GENERAL DESCRIPTION (Continued)
MICROPROCESSOR
The Z380 MPU expands the basic 64 Kbyte Z80 and Z180
address space to a full 4 Gbyte (32-bit) address space.
This address space is linear and completely accessible to
the user program. The I/O address space is similarly
expanded to a full 4 Gbyte (32-bit) range and 16-bit I/O,
and both simple and block move are added.
Some features that have traditionally been handled by
external peripheral devices have been incorporated in the
design of the Z380 microprocessor. The on-chip peripher-
als reduce system chip count and reduce interconnection
on the external bus. The Z380 MPU contains a refresh
controller for DRAMs that employs a /CAS-before-/RAS
refresh cycle at a programmable rate and burst size.
Six programmable memory-chip selects are available,
along with programmable wait-state generators for each
chip-select address range.
The Z380 MPU provides flexible bus interface timing, with
separate control signals and timing for memory and
I/O. The memory bus control signals provide timing refer-
ences suitable for direct interface to DRAM, static RAM,
EPROM, or ROM. Full control of the memory bus timing is
possible because the /WAIT signal is sampled three times
during a memory transaction, allowing complete user
control of edge-to-edge timing between the reference
signals provided by the Z380 MPU. The I/O bus control
signals allow direct interface to members of the Z80 family
of peripherals, the Z8000 family of peripherals, or the
Z8500 series of peripherals. Figure 1 shows the Z380
block diagram; Figure 2 shows the pin assignments.
Note:
All signals with a preceding front slash, "/", are active Low
e.g., B//W (WORD is active Low); B/W is active Low, only)
Power connections follow conventional descriptions below:
Connection
Circuit
Device
Power
Ground
VCC
GND
VDD
VSS
Clock with
Standby
Control
Chip Selects
and Waits
Refresh
Control
External Interface Logic
CPU
Data (16)
Address (32)
Interrupts
Figure 1. Z380 Functional Block Diagram
/EV
VDD
VSS
PS010001-0301




PDF 파일 내의 페이지 : 총 70 페이지

제조업체: Zilog

( zilog )

Z80380 data

데이터시트 다운로드
:

[ Z80380.PDF ]

[ Z80380 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


Z8038

Z-FIO / FIFO Input / Output Interface Unit - ST Microelectronics



Z80380

Microprocessor - Zilog



Z80382

Communications Processor - Zilog