|
Fairchild Semiconductor |
www.DataSheet4U.com
October 1987
Revised January 1999
MM74C14
Hex Schmitt Trigger
General Description
The MM74C14 Hex Schmitt Trigger is a monolithic comple-
mentary MOS (CMOS) integrated circuit constructed with
N- and P-channel enhancement transistors. The positive
and negative going threshold voltages VT+ and VT−, show
low variation with respect to temperature (typ. 0.0005V/°C
at VCC = 10V), and hysteresis, VT+ − VT− ≥ 0.2 VCC is guar-
anteed.
All inputs are protected from damage due to static dis-
charge by diode clamps to VCC and GND.
Features
s Wide supply voltage range: 3.0V to 15V
s High noise immunity: 0.70 VCC (typ.)
s Low power: TTL compatibility:
0.4 VCC (typ.) 0.2 VCC guaranteed
s Hysteresis: 0.4 VCC (typ.): 0.2 VCC guaranteed
Ordering Code:
Order Number Package Number
Package Description
MM74C14M
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow
MM74C14N
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
Pin Assignments for DIP and SOIC
Top View
© 1999 Fairchild Semiconductor Corporation DS005879.prf
www.fairchildsemi.com
www.DataSheet4U.com
Absolute Maximum Ratings(Note 1)
Voltage at Any Pin
Operating Temperature Range
Storage Temperature Range
Power Dissipation
Dual-In-Line
Small Outline
Operating VCC Range
−0.3Vto VCC + 0.3V
−40°C to +85°C
−65°C to +150°C
700 mW
500mW
3.0V to 15V
Absolute Maximum VCC
Lead Temperature
18V
(Soldering, 10 seconds)
260°C
Note 1: “Absolute Maximum Ratings” are those values beyond which the
safety of the device cannot be guaranteed. Except for “Operating Tempera-
ture Range” they are not meant to imply that the devices should be oper-
ated at these limits. The Electrical Characteristics tables provide conditions
for actual device operation.
DC Electrical Characteristics
Min/Max limits apply across the guaranteed temperature range unless otherwise noted
Symbol
Parameter
Conditions
CMOS TO CMOS
VT+ Positive Going Threshold Voltage
VT− Negative Going Threshold Voltage
VT+–VT−
Hysteresis
VOUT(1)
VOUT(0)
IIN(1)
IIN(0)
ICC
Logical “1” Output Voltage
Logical “0” Output Voltage
Logical “1” Input Current
Logical “0” Input Current
Supply Current
CMOS/LPTTL INTERFACE
VIN(1)
VIN(0)
VOUT(1)
VOUT(0)
Logical “1” Input Voltage
Logical “0” Input Voltage
Logical “1” Output Voltage
Logical “0” Output Voltage
VCC = 5V
VCC = 10V
VCC = 15V
VCC = 5V
VCC = 10V
VCC = 15V
VCC = 5V
VCC = 10V
VCC = 15V
VCC = 5V, IO = −10 µA
VCC = 10V, IO = −10 µA
VCC = 5V, IO = 10 µA
VCC = 10V, IO = 10 µA
VCC = 15V, VIN = 15V
VCC = 15V, VIN = 0V
VCC = 15V, VIN = 0V/15V
VCC = 5V, VIN = 2.5V (Note 2)
VCC = 10V, VIN = 5V (Note 2)
VCC = 15V, VIN = 7.5V (Note 2)
VCC = 5V
VCC = 5V
74C, VCC = 4.75V, IO = −360 µA
74C, VCC = 4.75V, IO = 360 µA
OUTPUT DRIVE (see Family Characteristics Data Sheet) TA = 25°C (Short Circuit Current)
ISOURCE
Output Source Current
(P-Channel)
VCC = 5V, VOUT = 0V
ISOURCE
Output Source Current
(P-Channel)
VCC = 10V, VOUT = 0V
ISINK
Output Sink Current
(N-Channel)
VCC = 5V, VOUT = VCC
ISINK
Output Sink Current
(N-Channel)
VCC = 10V, VOUT = VCC
Note 2: Only one of the six inputs is at ½ VCC; the others are either at VCC or GND.
Min
3.0
6.0
9.0
0.7
1.4
2.1
1.0
2.0
3.0
4.5
9.0
−1.0
4.3
2.4
−1.75
−8.0
1.75
8.0
Typ
3.6
6.8
10.0
1.4
3.2
5.0
2.2
3.6
5.0
0.005
−0.005
0.05
20
200
600
−3.3
−15
3.6
16
Max
4.3
8.6
12.9
2.0
4.0
6.0
3.6
7.2
10.8
0.5
1.0
1.0
15
0.7
0.4
Units
V
V
V
V
V
V
V
V
V
V
V
V
V
µA
µA
µA
µA
µA
µA
V
V
V
V
mA
mA
mA
mA
www.fairchildsemi.com
2
|