파트넘버.co.kr STU2071 데이터시트 PDF


STU2071 반도체 회로 부품 판매점

4B3T U INTERFACE CIRCUIT



ST Microelectronics 로고
ST Microelectronics
STU2071 데이터시트, 핀배열, 회로
STU2071
4B3T TWO-WIRE U INTERFACE CIRCUIT
FOR LT AND NT APPLICATION
120 kbaud LINE SYMBOL RATE (120 SYM-
BOLS PER FRAME)
SCRAMBLER AND DESCRAMBLER AC-
CORDING TO CCITT REC V.29
BARKER CODE (11 SYMBOLS) SYNCHRO-
NIZATION WORD
UNSCRAMBLED 1 KBIT/S HOUSEKEEPING
CHANNEL
ADAPTIVE ECHO CANCELLATION WITH
TRANSVERSAL FILTERING
ADAPTIVE DECISION FEEDBACK EQUALI-
ZATION
AUTOMATIC GAIN CONTROL
PDM AD CONVERTER
AUTOMATIC ACTIVATION AND DEACTIVA-
TION WITH POLARITY ADAPTION
AUTOMATIC CODE VIOLATION DETECTION
POWER FEED UNIT CONTROL
ADVANCED CL3 1.5µm CMOS PROCESS
28 PIN DUAL-IN-LINE PLASTIC PACKAGE
V* DIGITAL INTERFACE
4B3T U INTERFACE CIRCUIT
PRELIMINARY DATA
DIP28
ORDERING NUMBER: STU2071B1
PLCC28
ORDERING NUMBER: STU2071FN
SYSTEM OVERVIEW
STU2071 (UIC) provides two transparent 64 kbit/s
B channels, a transparent 16 kbit/s D channel, a
transparent 1 kbit/s service channel and a 1 kbit/s
maintenance channel for loop and error mes-
sages on subscriber lines.
UIC enables full duplex continuous data transmis-
sion via the standard twisted pair telephone ca-
ble. Adaptive Echo cancellation is used to restore
the received data. An equalizer, done with an
adaptive filter, restores the data which are dis-
torted by the transmission line.
The coefficient of the equalizer and echo cancel-
ler are conserved during a power down. An all
digital PLL performs both bit and frame synchroni-
zation.
The analog front end consists of receive path RX
and transmit path TX, providing a full duplex ana-
log interfacing to the twisted pair telephone cable.
Before data are converted to analog signals, they
pass through a digital filter (TX-filter) to reduce
the high frequency components. After D/A con-
version the signal is amplified and sent to the hy-
brid.
The received signal is converted back to digital
data and passed through the RX matching filter to
restore the line signal. The A/D convertor is a
second order sigma/delta modulator which oper-
ates with a clock of 15.36 MHz. After timing re-
covery, achieved by a digital PLL, the received
signal is equalized, in an adaptive digital filter, to
correct for the frequency and group delay distor-
tion of the line.
Power supply status can be read via PFOFF. The
UIC can disable its power supply (DISS), and two
relay drivers outputs are provided (accessible via
B2*) to control the power feed unit (RD1,RD2).
September 1994
1/18
This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.


STU2071 데이터시트, 핀배열, 회로
STU2071
PIN CONNECTION (Top view)
DIP28
Figure 1: UIC Schematic Block Diagram
4 3 2 1 28 27 26
DISS/COEF
RESETN
DIN
TSP
BURST
FR
DOUT
5
6
7
8
9
10
11
PLCC28
25 LIN2
24 LIN1
23 LOUT2
22 AGND
21 AVDD
20 LOUT1
19 AVSS
12 13 14 15 16 17 18
D93TL041
2/18




PDF 파일 내의 페이지 : 총 18 페이지

제조업체: ST Microelectronics

( stm )

STU2071 data

데이터시트 다운로드
:

[ STU2071.PDF ]

[ STU2071 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


STU2071

4B3T U INTERFACE CIRCUIT - ST Microelectronics