파트넘버.co.kr 74HCT4046A 데이터시트 PDF


74HCT4046A 반도체 회로 부품 판매점

Phase-locked-loop with VCO



Philips 로고
Philips
74HCT4046A 데이터시트, 핀배열, 회로
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT4046A
Phase-locked-loop with VCO
Product specification
Supersedes data of September 1993
File under Integrated Circuits, IC06
1997 Nov 25


74HCT4046A 데이터시트, 핀배열, 회로
Philips Semiconductors
Phase-locked-loop with VCO
Product specification
74HC/HCT4046A
FEATURES
Low power consumption
Centre frequency of up to 17 MHz (typ.) at VCC = 4.5 V
Choice of three phase comparators: EXCLUSIVE-OR;
edge-triggered JK flip-flop;
edge-triggered RS flip-flop
Excellent VCO frequency linearity
VCO-inhibit control for ON/OFF keying and for low
standby power consumption
Minimal frequency drift
Operating power supply voltage range:
VCO section 3.0 to 6.0 V
digital section 2.0 to 6.0 V
Zero voltage offset due to op-amp buffering
Output capability: standard
ICC category: MSI.
GENERAL DESCRIPTION
The 74HC/HCT4046A are high-speed Si-gate CMOS
devices and are pin compatible with the “4046” of the
“4000B” series. They are specified in compliance with
JEDEC standard no. 7A.
The 74HC/HCT4046A are phase-locked-loop circuits that
comprise a linear voltage-controlled oscillator (VCO) and
three different phase comparators (PC1, PC2 and PC3)
with a common signal input amplifier and a common
comparator input.
The signal input can be directly coupled to large voltage
signals, or indirectly coupled (with a series capacitor) to
small voltage signals. A self-bias input circuit keeps small
voltage signals within the linear region of the input
amplifiers. With a passive low-pass filter, the “4046A”
forms a second-order loop PLL. The excellent VCO
linearity is achieved by the use of linear op-amp
techniques.
The VCO requires one external capacitor C1 (between
C1A and C1B) and one external resistor R1 (between
R1 and GND) or two external resistors R1 and R2
(between R1 and GND, and R2 and GND). Resistor R1
and capacitor C1 determine the frequency range of the
VCO. Resistor R2 enables the VCO to have a frequency
offset if required.
The high input impedance of the VCO simplifies the design
of low-pass filters by giving the designer a wide choice of
resistor/capacitor ranges. In order not to load the low-pass
filter, a demodulator output of the VCO input voltage is
provided at pin 10 (DEMOUT). In contrast to conventional
techniques where the DEMOUT voltage is one threshold
voltage lower than the VCO input voltage, here the
DEMOUT voltage equals that of the VCO input. If
DEMOUT is used, a load resistor (RS) should be connected
from DEMOUT to GND; if unused, DEMOUT should be left
open. The VCO output (VCOOUT) can be connected
directly to the comparator input (COMPIN), or connected
via a frequency-divider. The VCO output signal has a duty
factor of 50% (maximum expected deviation 1%), if the
VCO input is held at a constant DC level. A LOW level at
the inhibit input (INH) enables the VCO and demodulator,
while a HIGH level turns both off to minimize standby
power consumption.
The only difference between the HC and HCT versions is
the input level specification of the INH input. This input
disables the VCO section. The sections of the comparator
are identical, so that there is no difference in the
SIGIN (pin 14) or COMPIN (pin 3) inputs between the HC
and HCT versions.
Phase comparators
The signal input (SIGIN) can be directly coupled to the
self-biasing amplifier at pin 14, provided that the signal
swing is between the standard HC family input logic levels.
Capacitive coupling is required for signals with smaller
swings.
Phase comparator 1 (PC1)
This is an EXCLUSIVE-OR network. The signal and
comparator input frequencies (fi) must have a 50% duty
factor to obtain the maximum locking range. The transfer
characteristic of PC1, assuming ripple (fr = 2fi) is
suppressed, is: VDEMOUT = -V---π-C---C-- ( φSIGIN φCOMPIN)
where VDEMOUT is the demodulator output at pin 10;
VDEMOUT = VPC1OUT (via low-pass filter).
The phase comparator gain is: Kp = V----π-C---C-- (r) .
The average output voltage from PC1, fed to the VCO
input via the low-pass filter and seen at the demodulator
output at pin 10 (VDEMOUT), is the resultant of the phase
differences of signals (SIGIN) and the comparator input
(COMPIN) as shown in Fig.6. The average of VDEMOUT is
equal to 12VCC when there is no signal or noise at
SIGIN and with this input the VCO oscillates at the centre
frequency (fo). Typical waveforms for the PC1 loop locked
at fo are shown in Fig.7.
1997 Nov 25
2




PDF 파일 내의 페이지 : 총 30 페이지

제조업체: Philips

( philips )

74HCT4046A data

데이터시트 다운로드
:

[ 74HCT4046A.PDF ]

[ 74HCT4046A 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


74HCT4046A

Phase-locked-loop with VCO - Philips