|
|
PDF W83196S-14 Data sheet ( Hoja de datos )
| Número de pieza | W83196S-14 | |
| Descripción | 100 MHZ CLOCK FOR BX CHIPSET (2 CHIP) | |
| Fabricantes | Winbond | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de W83196S-14 (archivo pdf) en la parte inferior de esta página. Total 15 Páginas | ||
|
No Preview Available !
Preliminary W83196S-14
100 MHZ CLOCK FOR BX CHIPSET (2 CHIP)
1. GENERAL DESCRIPTION
The W83196S-14 is a Clock Synthesizer which provides all clocks required for high-speed RISC or
CISC microprocessor. Twelve different frequency of CPU, and PCI clocks are externally selectable
with smooth transitions.
The W83196S-14 provides I2C serial bus interface to program the registers to enable or disable each
clock outputs and choose the 0.5% center type spread spectrum to reduce EMI.
The W83196S-14 accepts a 14.318 MHz reference crystal as its input and runs on a 3.3V supply.
High drive PCI CLOCK outputs typically provide greater than 1V/nS slew rate into 30 pF loads. CPU
CLOCK outputs typically provide better than 1V/nS slew rate into 20 pF loads as maintaining 50 ±5%
duty cycle. The fixed frequency outputs as REF, 24 MHz, and 48 MHz provide better than 0.5V/nS
slew rate.
2. FEATURES
• Supports Pentium™ II CPUs with I2C
• 12 sets of CPU frequencies selection
• 2 CPU clocks (one free running CPU clock)
• 7 PCI synchronous clocks(one free running PCI clock)
• Optional single or mixed supply:
(VDDR = VDDCore = VDDP = VDD4 = 3.3V ±5%)
(VDDA = VDDC = 2.5V ±5%)
• Skew form CPU to PCI clock 1.5 to 4.0 nS, CPU leads.
• CPU clock jitter less than 200 pS
• PCI_F, PCI1: 6 clock skew less than 500 pS
• Smooth frequency switch with selections from 66.8 MHz to 150 MHz CPU
• I2C 2-Wire serial interface and I2C read back
• ±0.5% center type spread spectrum function to reduce EMI
• Programmable registers to enable/stop each output and select modes
(mode as Tri-state or Normal )
• MODE pin for power management
• 48 MHz for USB
• 24 MHz for super I/O
• Packaged in 28-pin SOP
Publication Release Date: March 1999
- 1 - Revision A1
1 page  
Preliminary W83196S-14
7. FUNCTIONAL DESCRIPTION
7.1 Power Mamagement Functions
All clocks can be individually enabled or disabled via the 2-wire control interface. On power up,
external circuitry should allow 3 ms for the VCOs to stabilize prior to enabling clock outputs to assure
correct pulse widths. When MODE = 0, pins 10 and 11 are inputs (PCI_STOP#), (CPU_STOP#),
when MODE = 1, these functions are not available. A particular clock could be enabled as both the 2-
wire serial control interface and one of these pins indicate that it should be enabled.
The W83196S-14 may be disabled in the low state according to the following table in order to reduce
power consumption. All clocks are stopped in the low state, but maintain a valid high period on
transitions from running to stop. The CPU and PCI clocks transform between running and stop by
waiting for one positive edge on PCICLK_F followed by negative edge on the clock of interest, after
which high levels of the output are either enabled or disabled.
CPU_STOP# PCI_STOP#
CPUCLK1
PCICLK1:4 CPUCLK_F& XTAL & VCOs
PCICLK_F
0
0
LOW
LOW
RUNNING
RUNNING
0
1
LOW
RUNNING
RUNNING
RUNNING
1
0
RUNNING
LOW
RUNNING
RUNNING
1
1
RUNNING
RUNNING
RUNNING
RUNNING
7.2 2-Wire I2C Control Interface
The clock generator is a slave I2C component which can be read back the data stored in the latches
for verification. All proceeding bytes must be sent to change one of the control bytes. The 2-wire
control interface allows each clock output individually enabled or disabled. On power up, the
W83196S-14 initializes with default register settings, and then it is optional to use the 2-wire control
interface.
The SDATA signal only changes when the SDCLK signal is low, and is stable when SDCLK is high
during normal data transfer. There are only two exceptions. One is a high-to-low transition on
SDATA while SDCLK is high used to indicate the beginning of a data transfer cycle. The other is a
low-to-high transition on SDATA while SDCLK is high used to indicate the end of a data transfer
cycle. Data is always sent as complete 8-bit bytes followed by an acknowledge generated.
Byte writing starts with a start condition followed by 7-bit slave address and a write command bit
[1101 0010], command code checking [0000 0000], and byte count checking. After successful
reception of each byte, an acknowledge (low) on the SDATA wire will be generated by the clock chip.
Controller can start to write to internal I2C registers after the string of data. The sequence order is as
follows:
Bytes sequence order for I2C controller:
Clock Address
A(6:0) & R/W
Ack
8 bits dummy
Command code
Ack
8 bits dummy
Byte count
Ack
Byte0,1,2...
until Stop
Publication Release Date: March 1999
- 5 - Revision A1
5 Page 
Preliminary W83196S-14
8.4.2 Type 2 Buffer for IOAPIC
PARAMETER
Pull-up Current Min.
Pull-up Current Max.
Pull-down Current Min.
Pull-down Current Max.
Rise/Fall Time Min.
Between 0.7V and 1.7V
Rise/Fall Time Max.
Between 0.7V and 1.7V
SYM.
IOH (min)
IOH (max)
IOL (min)
IOL (max)
TRF (min)
MIN.
0.4
TYP.
MAX.
-29
28
UNITS TEST CONDITIONS
mA Vout = 1.4V
mA Vout = 2.7V
mA Vout = 1.0V
mA Vout = 0.2V
nS 10 pF Load
TRF (max)
1.8 nS 20 pF Load
8.4.3 Type 3 Buffer for REF2X, 24 MHz, 48 MHz
PARAMETER
Pull-up Current Min.
Pull-up Current Max.
Pull-down Current Min.
Pull-down Current Max.
Rise/Fall Time Min.
Between 0.8V and 2.0V
Rise/Fall Time Max.
Between 0.8V and 2.0V
SYM.
IOH (min)
IOH (max)
IOL (min)
IOL (max)
TRF (min)
MIN. TYP.
-29
29
1.0
MAX.
-23
UNITS
mA
mA
mA
mA
nS
TEST CONDITIONS
Vout = 1.0 V
Vout = 3.135V
Vout = 1.95 V
Vout = 0.4 V
10 pF Load
TRF (max)
4.0 nS 20 pF Load
8.4.4 Type 5 Buffer for PCICLK (1:6,F)
PARAMETER
Pull-up Current Min.
Pull-up Current Max.
Pull-down Current Min.
Pull-down Current Max.
Rise/Fall Time Min.
Between 0.8V and 2.0V
Rise/Fall Time Max.
Between 0.8V and 2.0V
SYM.
IOH (min)
IOH (max)
IOL (min)
IOL (max)
TRF (min)
MIN. TYP.
-33
30
0.5
MAX.
-33
38
UNITS
mA
mA
mA
mA
nS
TEST CONDITIONS
Vout = 1.0V
Vout = 3.135V
Vout = 1.95V
Vout = 0.4V
15 pF Load
TRF (max)
2.0 nS 30 pF Load
- 11 -
Publication Release Date: March 1999
Revision A1
11 Page | ||
| Páginas | Total 15 Páginas | |
| PDF Descargar | [ Datasheet W83196S-14.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| W83196S-14 | 100 MHZ CLOCK FOR BX CHIPSET (2 CHIP) | Winbond |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |