|
|
PDF 74AC574 Data sheet ( Hoja de datos )
| Número de pieza | 74AC574 | |
| Descripción | OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING | |
| Fabricantes | STMicroelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74AC574 (archivo pdf) en la parte inferior de esta página. Total 11 Páginas | ||
|
No Preview Available !
® 74AC574
OCTAL D-TYPE FLIP FLOP
WITH 3 STATE OUTPUT NON INVERTING
s HIGH SPEED:
fMAX = 220 MHz (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 8 µA (MAX.) at TA = 25 oC
s HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
DIP
SOP
TSSOP
s 50Ω TRANSMISSION LINE DRIVING
CAPABILITY
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24 mA (MIN)
s BALANCED PROPAGATION DELAYS:
PACKAGE
DIP
SOP
ORDER CODES
T UB E
T&R
M74AC574B
M74AC574M M74AC574MTR
tPLH ≅ tPHL
TSSOP
M74AC574TTR
s OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V
s PIN AND FUNCTION COMPATIBLE WITH
outputs will be set to logic state that were setup
at the D inputs.
74 SERIES 574
s IMPROVED LATCH-UP IMMUNITY
While the (OE) input is low, the 8 outputs will be
in a normal logic state (high or low logic level)
and while high level the outputs will be in a high
DESCRIPTION
impedance state.
The AC574 is an advanced high-speed CMOS Thewww.DataSheet4U.com output control does not affect the internal
OCTAL D-TYPE FLIP FLOP with 3 STATE operation of flip flop; that is, the old data can be
OUTPUT NON INVERTING fabricated with retained or the new data can be entered even
sub-micron silicon gate and double-layer metal
wiring C2MOS technology.
while the outputs are off.
All inputs and outputs are equipped with
These 8 bit D-Type flip-flops are controlled by a protection circuits against static discharge, giving
clock input (CK) and an output enable input (OE). them 2KV ESD immunity and transient excess
On the positive transition of the clock, the Q voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
February 2000
1/11
1 page  
74AC574
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf =3 ns)
Symb ol
Parameter
tPLH Propagation Delay Time
tPHL CK to Q
tPZL Output EnableTime
tPZH
tPLZ Output Disable Time
tPHZ
tw Clock Pulse Width HIGH
or LOW
ts Setup Time Q to CK
HIGH or LOW
th Hold Time Q to CK
HIGH or LOW
fMAX Maximum Clock
Frequency
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5V ± 0.5V
T est Con ditio n
VCC
(V)
3.3(*)
5.0(**)
3.3(*)
5.0(**)
3.3(*)
5.0(**)
3.3(*)
5.0(**)
3.3(*)
5.0(**)
3.3(*)
5.0(**)
3.3(*)
5.0(**)
Valu e
TA = 25 oC
-40 to 85 oC
Min. T yp. Max. Min. Max.
6.5 12
13.5
5 8.5
9.5
7 11
12
58
9
6.5 9
10.5
5 7.5
8.5
1.5 6
7
1.5 4
5
-0.5 2.5
3
0 1.5
2
0.5 2.5
3
0 1.5
2
75 200
60
95 220
85
Unit
ns
ns
ns
ns
ns
ns
MHz
CAPACITIVE CHARACTERISTICS
Symb ol
Parameter
Test Conditions
VCC
(V)
Valu e
TA = 25 oC
-40 to 85 oC
Min. T yp. Max. Min. Max.
Unit
COUT Output Capacitance
5.0
8 pF
CIN Input Capacitance
5.0
4 pF
CPD Power Dissipation
Capacitance (note 1)
5.0
18 pF
1) CPD isdefined as the value of the IC’sinternal equivalent capacitance which is calculated fromthe operating current consumption without load. (Referto
Test Circuit).Average operating current can be obtained by the following equation. ICC(opr) = CPD • VCC • fIN + ICC/n (per circuit)
5/11
5 Page 
74AC574
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems withoutexpress written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan- Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com
.
11/11
11 Page | ||
| Páginas | Total 11 Páginas | |
| PDF Descargar | [ Datasheet 74AC574.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74AC573 | OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING | STMicroelectronics |
| 74AC573 | Octal Latch with 3-STATE Outputs |  Fairchild Semiconductor |
| 74AC573B | OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING | STMicroelectronics |
| 74AC573M | OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING | STMicroelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |