|
|
PDF 74HC193 Data sheet ( Hoja de datos )
| Número de pieza | 74HC193 | |
| Descripción | Presettable synchronous 4-bit binary up/down counter | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74HC193 (archivo pdf) en la parte inferior de esta página. Total 28 Páginas | ||
|
No Preview Available !
74HC193; 74HCT193
Presettable synchronous 4-bit binary up/down counter
Rev. 5 — 29 January 2016
Product data sheet
1. General description
The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter. Separate
up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state
synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is
pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while
CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at
any time to guarantee predictable behavior. The device can be cleared at any time by the
asynchronous master reset input (MR); it may also be loaded in parallel by activating the
asynchronous parallel load input (PL). The terminal count up (TCU) and terminal count
down (TCD) outputs are normally HIGH. When the circuit has reached the maximum
count state of 15, the next HIGH-to-LOW transition of CPU will cause TCU to go LOW.
TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock. Likewise,
the TCD output will go LOW when the circuit is in the zero state and the CPD goes LOW.
The terminal count outputs can be used as the clock input signals to the next higher order
circuit in a multistage counter, since they duplicate the clock waveforms. Multistage
counters will not be fully synchronous, since there is a slight delay time difference added
for each stage that is added. The counter may be preset by the asynchronous parallel
load capability of the circuit. Information present on the parallel data inputs (D0 to D3) is
loaded into the counter and appears on the outputs (Q0 to Q3) regardless of the
conditions of the clock inputs when the parallel load (PL) input is LOW. A HIGH level on
the master reset (MR) input will disable the parallel load gates, override both clock inputs
and set all outputs (Q0 to Q3) LOW. If one of the clock inputs is LOW during and after a
reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted
as a legitimate signal and will be counted. Inputs include clamp diodes. This enables the
use of current limiting resistors to interface inputs to voltages in excess of VCC.
2. Features and benefits
Input levels:
For 74HC193: CMOS level
For 74HCT193: TTL level
Synchronous reversible 4-bit binary counting
Asynchronous parallel load
Asynchronous reset
Expandable without external logic
Complies with JEDEC standard no. 7A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V.
1 page  
NXP Semiconductors
74HC193; 74HCT193
Presettable synchronous 4-bit binary up/down counter
6. Functional description
Table 3. Function table[1]
Operating mode
Inputs
Outputs
MR PL CPU CPD D0 D1 D2 D3 Q0 Q1 Q2 Q3 TCU TCD
Reset (clear)
HXXL XXXXL L L L HL
HXXHXXXXL L L L HH
Parallel load
L L XL L L L L L L L L HL
L L XHL L L L L L L L HH
L L L XHHHHHHHHL H
L L HXHHHHHHHHHH
Count up
L H H X X X X count up
H[2] H
Count down
L H H X X X X count down
H H[3]
[1] H = HIGH voltage level
L = LOW voltage level
X = don’t care
= LOW-to-HIGH clock transition.
[2] TCU = CPU at terminal count up (HHHH)
[3] TCD = CPD at terminal count down (LLLL).
74HC_HCT193
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 29 January 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
5 of 28
5 Page 
NXP Semiconductors
74HC193; 74HCT193
Presettable synchronous 4-bit binary up/down counter
Table 7. Static characteristics type 74HCT193 …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
II
ICC
ICC
input leakage current
supply current
additional supply current
VI = VCC or GND; VCC = 5.5 V
VI = VCC or GND; IO = 0 A;
VCC = 5.5 V
per input pin; VI = VCC 2.1 V and
other inputs at VCC or GND;
IO = 0 A; VCC = 4.5 V to 5.5 V
pin Dn
-
-
-
pins CPU, CPD
-
pin PL
-
pin MR
-
Typ Max Unit
- 1.0 A
- 160 A
- 171.5 A
- 686 A
- 318.5 A
- 514.5 A
74HC_HCT193
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 29 January 2016
© NXP Semiconductors N.V. 2016. All rights reserved.
11 of 28
11 Page | ||
| Páginas | Total 28 Páginas | |
| PDF Descargar | [ Datasheet 74HC193.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74HC190 | Synchronous Decade Up/Down Counters |  National Semiconductor |
| 74HC190 | 4 BIT SYNCHRONOUS UP/DOWN COUNTERS |  SGS-THOMSON |
| 74HC190 | Presettable synchronous BCD decade up/down counter |  Philips |
| 74HC191 | Synchronous Binary Up/Down Counters | National Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |