|
Beckhoff |
Hardware Data Sheet
ET1815 / ET1817
Slave Controller IP Core
for Xilinx FPGAs
IP Core Release 2.02a
Section I –
EtherCAT Slave Controller Technology
Section II –
EtherCAT Slave Controller Register Description
Section III –
EtherCAT IP Core Description: Installation, Configuration,
Design flow, Interface specification
Version 2.2.1
Date: 2008-09-01
LEGAL NOTICE
LEGAL NOTICE
Trademarks
Beckhoff®, TwinCAT®, EtherCAT®, Safety over EtherCAT™, TwinSAFE™ and XFC™ are trademarks or registered trademarks
of Beckhoff Automation GmbH. Other designations used in this publication may be trademarks whose use by third parties for
their own purposes could violate the rights of the owners.
Patent Pending
EtherCAT Technology is covered, including but not limited to the following patent applications and patents DE10304637,
PCT/EP2004/00934, EP04707214 (EP1590927), US10/544,425, CN200480003251, DE102004044764, DE102005009224,
PCT/EP2005/010020 with corresponding applications or registrations in various other countries.
Liability Exclusion
The documentation has been prepared with care. The products described are, however, constantly under development. For that
reason the documentation is not in every case checked for consistency with performance data, standards or other
characteristics. None of the statements of this manual represents a guarantee (Garantie) in the meaning of § 443 BGB of the
German Civil Code or a statement about the contractually expected fitness for a particular purpose in the meaning of § 434 par.
1 sentence 1 BGB. In the event that it contains technical or editorial errors, we retain the right to make alterations at any time
and without warning. No claims for the modification of products that have already been supplied may be made on the basis of
the data, diagrams and descriptions in this documentation.
Copyright
Copyright © Beckhoff Automation GmbH 2008. All Rights Reserved.
C-II Slave Controller – IP Core for Xilinx FPGAs
|