|
|
PDF MTV212A32 Data sheet ( Hoja de datos )
| Número de pieza | MTV212A32 | |
| Descripción | 8051 Embedded Monitor Controller Mask ROM Type | |
| Fabricantes | ETC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MTV212A32 (archivo pdf) en la parte inferior de esta página. Total 23 Páginas | ||
|
No Preview Available !
MYSON
TECHNOLOGY
MTV212A32
(Rev. 1.2)
8051 Embedded Monitor Controller
Mask ROM Type
FEATURES
• 8051 core, 12MHz operating frequency.
• 512-byte RAM, 32K-byte program Mask-ROM.
• Maximum 14 channels of 5V open-drain PWM DAC.
• Maximum 31 bi-directional I/O pins.
• SYNC processor for composite separation/insertion, H/V polarity/frequency check, polarity adjustment
and programmable clamp pulse output.
• Built-in self-test pattern generator with four free-running timings.
• Built-in low power reset circuit.
• Compliant with VESA DDC1/2B/2Bi/2B+ standard.
• Dual slave IIC addresses.
• Single master IIC interface for internal device communication.
• 3-channel 6-bit ADC.
• Watchdog timer with programmable interval.
• 40-pin DIP, 42-pin SDIP or 44-pin PLCC package.
GENERAL DESCRIPTIONS
The MTV212A32 micro-controller is an 8051 CPU core embedded device specially tailored to Monitor
applications. It includes an 8051 CPU core, 512-byte SRAM, SYNC processor, 14 built-in PWM DACs,
VESA DDC interface, 3-channel A/D converter and a 32K-byte internal program Mask-ROM.
BLOCK DIAGRAM
P1.0-7
P2.0-2,P2.4-7
P3.0-2 8051
P3.4-5 CORE
RST
X1
X2
P0.0-7
RD
WR
ALE
INT1
P0.0-7
RD
WR
ALE
INT1
XFR
AD0-2 ADC
H/VSYNC
CONTROL
STOUT
HBLANK
VBLANK
HSYNC
VSYNC
HCLAMP
HALFV
HALFH
14 CHANNEL
PWM DAC
DDC & IIC
INTERFACE
ISCL
ISDA
HSCL
HSDA
This datasheet contains new product information. Myson Technology reserves the rights to modify the product specification without
notice. No liability is assumed as a result of the use of this product. No rights under any patent accompany the sale of the product.
Revision 1.2
-1-
2000/07/04
1 page  
MYSON
TECHNOLOGY
MTV212A32
(Rev. 1.2)
PIN CONFIGURATION
A “CMOS output pin” means it can sink and drive at least 4mA current. It’s not recommended to use such pin
as input fuction.
A “5V open drain pin” means it can sink at least 4mA current but only drive 10~20uA to VDD. It can be used
as input or output function and need an external pull up resistor.
A “8051 standard pin” is a pseudo open drain pin. It can sink at least 4mA current when output low level, and
drive at least 4mA current for 160nS when output transit from low to high, then keep drive 100uA to maintain
the pin at high level. It can be used as input or output function. It need an external pull up resistor when drive
heavy load device.
FUNCTIONAL DESCRIPTIONS
1. 8051 CPU Core
MTV212A32 includes all 8051 functions with the following exceptions:
1.1 PSEN, ALE, RD and WR pins are disabled. The external RAM access is restricted to XFRs within the
MTV212A32.
1.2 Port0, port3.3, port3.6 and port3.7 are not general-purpose I/O ports. They are dedicated to monitor
special application.
1.3 INT1 input pin is not provided, it is connected to special interrupt sources.
1.4 Port2 are shared with special function pins.
In addition, there are 2 timers, 5 interrupt sources and serial interface compatible with the standard 8051.
Note: All registers listed in this document reside in external RAM area (XFR). For internal RAM memory map
please refer to 8051 spec.
2. Memory Allocation
2.1 Internal Special Function Registers (SFR)
The SFR is a group of registers that are the same as standard 8051.
2.2 Internal RAM
There are total 256 bytes internal RAM in MTV212A32, same as standard 8052.
2.3 External Special Function Registers (XFR)
The XFR is a group of registers allocated in the 8051 external RAM area 00h - 7Fh. Most of the registers are
used for monitor control or PWM DAC. Program can initialize Ri value and use "MOVX" instruction to access
these registers.
2.4 Auxiliary RAM (AUXRAM)
There are total 256 bytes auxiliary RAM allocated in the 8051 external RAM area 80h - FFh. The AUXRAM is
divided into two banks, selected by XBANK register. Program can initialize Ri value and use "MOVX"
instruction to access the AUXRAM.
Revision 1.2
-5-
2000/07/04
5 Page 
MYSON
TECHNOLOGY
Display Region
MTV212A32
(Rev. 1.2)
Positive cross-hatch
Negative cross-hatch
Full white
Full black
Revision 1.2
- 11 -
2000/07/04
11 Page | ||
| Páginas | Total 23 Páginas | |
| PDF Descargar | [ Datasheet MTV212A32.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MTV212A32 | 8051 Embedded Monitor Controller Mask ROM Type | ETC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |