파트넘버.co.kr ICS7973I-147 데이터시트 PDF


ICS7973I-147 반도체 회로 부품 판매점

1-TO-12 LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER



Integrated Circuit Systems 로고
Integrated Circuit Systems
ICS7973I-147 데이터시트, 핀배열, 회로
www.DataSheet4U.com
Integrated
Circuit
Systems, Inc.
ICS87973I-147
LOW SKEW, 1-TO-12
LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
GENERAL DESCRIPTION
FEATURES
ICS
HiPerClockS™
The ICS87973I-147 is a LVCMOS/LVTTL clock
generator and a member of the HiPerClockS™fam-
ily of High Performance Clock Solutions from ICS.
The ICS87973I-147 has three selectable inputs
and provides 14 LVCMOS/LVTTL outputs.
The ICS87973I-147 is a highly flexible device.The three select-
able inputs (1 differential and 2 single ended inputs) are often
used in systems requiring redundant clock sources. Up to three
different output frequencies can be generated among the three
output banks.
Fully integrated PLL
14 LVCMOS/LVTTL outputs; (12) clock, (1) feedback, (1) sync
Selectable LVCMOS/LVTTL or differential CLK, nCLK inputs
CLK0, CLK1 can accept the following input levels:
LVCMOS or LVTTL
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
Output frequency range: 10MHz to 150MHz
The three output banks and feedback output each have their
own output dividers which allows the device to generate a
multitude of different bank frequency ratios and output-to-input
frequency ratios. In addition, 2 outputs in Bank C (QC2, QC3)
can be selected to be inverting or non-inverting. The output fre-
quency range is 10MHz to 150MHz.The input frequency range is
6MHz to 120MHz.
VCO range: 240MHz to 500MHz
Output skew: 200ps (maximum)
Cycle-to-cycle jitter, (all banks ÷ 4): 55ps (maximum)
Full 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Pin compatible with MPC973
The ICS87973I-147 also has a QSYNC output which can be Compatible with PowerPC™andPentium™ Microprocessors
used for system synchronization purposes. It monitors Bank A
and Bank C outputs and goes low one period prior to coincident
rising edges of Bank A and Bank C clocks. QSYNC thDenatgaoSehseet4U.com
high again when the coincident rising edges of Bank A and
Bank C occur.This feature is used primarily in applications where
Bank A and Bank C are running at different frequencies, and is
P Aparticularly useful when they are running at non-integer mul-
IN SSIGNMENT
tiples of one another.
DataShee
Example Applications:
1. System Clock generator: Use a 16.66MHz reference
clock to generate eight 33.33MHz copies for PCI and
four 100MHz copies for the CPU or PCI-X.
2. Line Card Multiplier: Multiply differential 62.5MHz from
a back plane to single-ended 125MHz for the line Card
ASICs and Gigabit Ethernet Serdes.
3. Zero Delay buffer for Synchronous memory: Fan out
up to twelve 100MHz copies from a memory controller
reference clock to the memory chips on a memory module
with zero delay.
FSEL_B1
FSEL_B0
FSEL_A1
FSEL_A0
QA3
VDDO
QA2
GNDO
QA1
VDDO
QA0
GNDO
VCO_SEL
39 38 37 36 35 34 33 32 31 30 29 28 27
40 26
41 25
42 24
43 23
44 22
45 21
46 ICS87973I-147 20
47 19
48 18
49 17
50 16
51 15
52 14
1 2 3 4 5 6 7 8 9 10 11 12 13
FSEL_FB1
QSYNC
GNDO
QC0
VDDO
QC1
FSEL_C0
FSEL_C1
QC2
VDDO
QC3
GNDO
INV_CLK
DataSheet4U.com
87973DYI-147
DataSheet4 U .com
52-Lead LQFP
10mm x 10mm x 1.4mm package body
Y package
Top View
www.icst.com/products/hiperclocks.html
1
REV. A AUGUST 26, 2003


ICS7973I-147 데이터시트, 핀배열, 회로
www.DataSheet4U.com
Integrated
Circuit
Systems, Inc.
BLOCK DIAGRAM
ICS87973I-147
LOW SKEW, 1-TO-12
LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
VCO_SEL
PLL_SEL
REF_SEL
CLK
nCLK
CLK0
CLK1
CLK_SEL
EXT_FB
1
0
0
1
PHASE
DETECTOR
LPF
VCO
0
1
et4U.com
FSEL_FB2
nMR/OE
POWER-ON
RESET
FSEL_A0:1
FSEL_B0:1
FSEL_C0:1
FSEL_FB0:2
FRZ_CLK
FRZ_DATA
INV_CLK
DataSheet4U.com
÷4, ÷6, ÷8, ÷12
÷4, ÷6, ÷8, ÷10
÷2, ÷4, ÷6, ÷8
2
÷4, ÷6, ÷8, ÷10
2
2 SYNC PULSE
3
DATA GENERATOR
0
÷2 1
OUTPUT DISABLE
CIRCUITRY
12
DQ
SYNC
FRZ
SYNC
FRZ
SYNC
FRZ
SYNC
FRZ
DQ
SYNC
FRZ
SYNC
FRZ
SYNC
FRZ
SYNC
FRZ
DQ
DQ
DQ
SYNC
FRZ
SYNC
FRZ
SYNC
FRZ
DQ
SYNC
FRZ
QA0
QA1
QA2
QA3
QB0
QB1
QB2
QB3 DataShee
QC0
QC1
QC2
QC3
QFB
QSYNC
DataSheet4U.com
87973DYI-147
DataSheet4 U .com
www.icst.com/products/hiperclocks.html
2
REV. A AUGUST 26, 2003




PDF 파일 내의 페이지 : 총 16 페이지

제조업체: Integrated Circuit Systems

( integrated )

ICS7973I-147 buffer

데이터시트 다운로드
:

[ ICS7973I-147.PDF ]

[ ICS7973I-147 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


ICS7973I-147

1-TO-12 LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER - Integrated Circuit Systems