파트넘버.co.kr 74F403 데이터시트 PDF


74F403 반도체 회로 부품 판매점

First-In First-Out (FIFO) Buffer Memory



Fairchild 로고
Fairchild
74F403 데이터시트, 핀배열, 회로
www.DataSheet4U.com
January 1989
Revised May 1999
74F403A
First-In First-Out (FIFO) Buffer Memory
General Description
The 74F403A is an expandable fall-through type high-
speed First-In First-Out (FIFO) Buffer Memory optimized
for high-speed disk or tape controllers and communication
buffer applications. It is organized as 16-words by 4-bits
and may be expanded to any number of words or any num-
ber of bits in multiples of four. Data may be entered or
extracted asynchronously in serial or parallel, allowing eco-
nomical implementation of buffer memories.
The 74F403A has 3-STATE outputs which provide added
versatility and is fully compatible with all TTL families.
Features
s Serial or parallel input
s Serial or parallel output
s Expandable without external logic
s 3-STATE outputs
s Fully compatible with all TTL families
s Slim 24-pin package
s 9403A replacement
s Guaranteed 4000V minimum ESD protection
Ordering Code:
Order Number Package Number
Package Description
74F403ASPC
N24C
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Logic Symbol
© 1999 Fairchild Semiconductor Corporation DS009536.prf
www.fairchildsemi.com


74F403 데이터시트, 핀배열, 회로
Unit Loading/Fan Out:
See Section 2 for U.L. definitions
Pin
Names
Description
U.L.
Input IIH/IIL
HIGH/LOW Output IOH/IOL
D0 D3 Parallel Data Inputs
DS Serial Data Input
PL Parallel Load Input
CPSI Serial Input Clock
IES Serial Input Enable
TTS Transfer to Stack Input
OES Serial Output Enable
TOS Transfer Out Serial
TOP Transfer Out Parallel
MR Master Reset
OE Output Enable
CPSO Serial Output Clock
Q0 Q3 Parallel Data Outputs
QS Serial Data Output
IRF Input Register Full
ORE Output Register Empty
1.0/0.667
1.0/0.667
1.0/0.667
1.0/0.667
1.0/0.667
1.0/0.667
1.0/0.667
1.0/0.667
1.0/0.667
1.0/0.667
1.0/0.667
1.0/0.667
285/26.7
285/26.7
20/13.3
20/13.3
20 µA/400 µA
20 µA/400 µA
20 µA/400 µA
20 µA/400 µA
20 µA/400 µA
20 µA/400 µA
20 µA/400 µA
20 µA/400 µA
20 µA/400 µA
20 µA/400 µA
20 µA/400 µA
20 µA/400 µA
5.7 mA/16 mA
5.7 mA/16 mA
400 µA/8 mA
400 µA/8 mA
Block Diagram
Functional Description
As shown in the Block Diagram the 74F403A consists of
three sections:
1. An Input register with parallel and serial data inputs as
well as control inputs and outputs for input handshak-
ing and expansion.
2. A 4-bit wide, 14-word deep fall-through stack with self-
contained control logic.
3. An Output Register with parallel and serial data outputs
as well as control inputs and outputs for output hand-
shaking and expansion.
Since these three sections operate asynchronously and
almost independently, they will be described separately
below.
INPUT REGISTER (DATA ENTRY)
The Input Register can receive data in either bit-serial or in
4-bit parallel form. It stores this data until it is sent to the
fall-through stack and generates the necessary status and
control signals.
Figure 1 is a conceptual logic diagram of the input section.
As described later, this 5-bit register is initialized by setting
the F3 flip-flop and resetting the other flip-flops. The Q out-
put of the last flip-flop (FC) is brought out as the “Input
Register Full” output (IRF). After initialization this output is
HIGH.
Parallel Entry— A HIGH on the PL input loads the D0-D3
inputs into the F0-F3 flip-flops and sets the FC flip-flop. This
forces the IRF output LOW indicating that the input register
is full. During parallel entry, the CPSI input must be LOW. If
parallel expansion is not being implemented, IES must be
LOW to establish row mastership (see Expansion section).
Serial Entry— Data on the DS input is serially entered into
the F3, F2, F1, F0, FC shift register on each HIGH-to-LOW
transition of the CPSI clock input, provided IES and PL are
LOW.
After the fourth clock transition, the four data bits are
located in the four flip-flops, F0-F3. The FC flip-flop is set,
forcing the IRF output LOW and internally inhibiting CPSI
clock pulses from affecting the register, Figure 2 illustrates
the final positions in a 74F403A resulting from a 64-bit
serial bit train. B0 is the first bit, B63 the last bit.
www.fairchildsemi.com
2




PDF 파일 내의 페이지 : 총 15 페이지

제조업체: Fairchild

( fairchild )

74F403 buffer

데이터시트 다운로드
:

[ 74F403.PDF ]

[ 74F403 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


74F40

Dual 4-input NAND buffer - Philips



74F401

CRC Generator/Checker - Fairchild



74F401PC

CRC Generator/Checker - Fairchild



74F401SC

CRC Generator/Checker - Fairchild



74F402

Serial Data Polynomial Generator/Checker - Fairchild



74F402

Serial Data Polynomial Generator/Checker - National



74F402

Data Polynomial Generator/Checker (Rev. A) - Texas Instruments



74F402PC

Serial Data Polynomial Generator/Checker - Fairchild



74F402PC

Serial Data Polynomial Generator/Checker - National