파트넘버.co.kr 74LVQ125 데이터시트 PDF


74LVQ125 반도체 회로 부품 판매점

Low Voltage Quad Buffer with 3-STATE Outputs



Fairchild Semiconductor 로고
Fairchild Semiconductor
74LVQ125 데이터시트, 핀배열, 회로
May 1998
74LVQ125
Low Voltage Quad Buffer with 3-STATE Outputs
General Description
The LVQ125 contains four independent non-inverting buffers
with 3-STATE outputs.
Features
n Ideal for low power/low noise 3.3V applications
n Guaranteed simultaneous switching noise level and
dynamic threshold performance
n Guaranteed pin-to-pin skew AC performance
n Guaranteed incident wave switching into 75
Ordering Code:
Order Number Package Number
Package Description
74LVQ125SC
M14A
14-Lead (0.150" Wide) Small Outline Integrated Circuit, SOIC JEDEC
74LVQ125SJ
M14D
14-Lead Small Outline Package, SOIC EIAJ
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
IEEE/IEC
Pin Assignment for
SOIC JEDEC and EIAJ
DS011349-1
Pin Descriptions
Pin Names
An, Bn
On
Description
Inputs
Outputs
Truth Table
Inputs
An Bn
LL
LH
HX
H = HIGH Voltage Level
L = LOW Voltage Level
Z = HIGH Impedance
X = Immaterial
DS011349-2
Output
On
L
H
Z
© 1998 Fairchild Semiconductor Corporation DS011349
www.fairchildsemi.com


74LVQ125 데이터시트, 핀배열, 회로
Absolute Maximum Ratings (Note 1)
Supply Voltage (VCC)
DC Input Diode Current (IIK)
VI = −0.5V
VI = VCC + 0.5V
DC Input Voltage (VI)
DC Output Diode Current (IOK)
VO = −0.5V
VO = VCC + 0.5V
DC Output Voltage (VO)
DC Output Source
or Sink Current (IO)
DC VCC or Ground Current
(ICC or IGND)
Storage Temperature (TSTG)
DC Latch-Up Source or
Sink Current
−0.5V to +7.0V
−20 mA
+20 mA
−0.5V to VCC + 0.5V
−20 mA
+20 mA
−0.5V to to VCC + 0.5V
±50 mA
±200 mA
−65˚C to +150˚C
±100 mA
DC Electrical Characteristics
Recommended Operating
Conditions (Note 2)
Supply Voltage (VCC)
Input Voltage (VI)
Output Voltage (VO)
Operating Temperature (TA)
Minimum Input Edge Rate (V/t)
2.0V to 3.6V
0V to VCC
0V to VCC
−40˚C to +85˚C
VIN from 0.8V to 2.0V
VCC @ 3.0V
125 mV/ns
Note 1: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be op-
erated at these limits. The parametric values defined in the Electrical Charac-
teritics tables are not guaranteed at the absolute maximum ratings. The “Rec-
ommended Operating Conditions” table will define the conditions for actual
device operation.
Note 2: Unused inputs must be held HIGH or LOW. They may not float.
Symbol
Parameter
VIH Minimum High Level
Input Voltage
VIL Maximum Low Level
Input Voltage
VOH Minimum High Level
Output Voltage
VOL Maximum Low Level
Output Voltage
IIN Maximum Input
Leakage Current
IOZ Maximum 3-STATE
Leakage Current
IOLD
IOHD
ICC
VOLP
VOLV
VIHD
VILD
Minimum Dynamic (Note 4)
Output Current
Maximum Quiescent
Supply Current
Quiet Output
Maximum Dynamic VOL
Quiet Output
Minimum Dynamic VOL
Maximum High Level
Dynamic Input Voltage
Maximum Low Level
Dynamic Input Voltage
VCC
(V)
TA = +25˚C
TA = −40˚C to +85˚ C Units
Conditions
Typ Guaranteed Limits
3.0 1.5
3.0 1.5
3.0 2.99
3.0
3.0 0.002
3.0
3.6
2.0
0.8
2.9
2.58
0.1
0.36
±0.1
2.0
0.8
2.9
2.48
0.1
0.44
±1.0
V VOUT = 0.1V
or VCC − 0.1V
V VOUT = 0.1V
or VCC − 0.1V
V IOUT = −50 µA
V VIN = VIL or VIH (Note 3)
IOH = −12 mA
V IOUT = 50 µA
V VIN = VIL or VIH (Note 3)
IOL = 12 mA
µA VI = VCC, GND
3.6 ±0.25
3.6
3.6
3.6 4.0
3.3 0.6
1.0
±2.5
36
−25
40.0
VI (OE) = VIL, VIH
µA VI = VCC, GND
VO = VCC, GND
mA VOLD = 0.8V Min (Note 5)
mA VOHD = 2.0V Min (Note 5)
µA VIN = VCC
or GND
V (Notes 6, 7)
3.3 −0.6
−1.0
V (Notes 6, 7)
3.3 1.7
2.0
V (Notes 6, 8)
3.3 1.5
0.8
V (Notes 6, 8)
Note 3: All outputs loaded; thresholds on input associated with output under test.
Note 4: Maximum test duration 2.0 ms, one output loaded at a time.
Note 5: Incident wave switching on transmission lines with impedances as low as 75for commercial temperature range is guaranteed for 74LVQ.
Note 6: Worst case package.
Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.
Note 8: Max number of Data Inputs (n) switching. (n − 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (VILD), 0V to threshold (VIHD),
f = 1 MHz.
www.fairchildsemi.com
2




PDF 파일 내의 페이지 : 총 6 페이지

제조업체: Fairchild Semiconductor

( fairchild )

74LVQ125 buffer

데이터시트 다운로드
:

[ 74LVQ125.PDF ]

[ 74LVQ125 다른 제조사 검색 ]




국내 전력반도체 판매점


상호 : 아이지 인터내셔날

전화번호 : 051-319-2877

[ 홈페이지 ]

IGBT, TR 모듈, SCR, 다이오드모듈, 각종 전력 휴즈

( IYXS, Powerex, Toshiba, Fuji, Bussmann, Eaton )

전력반도체 문의 : 010-3582-2743



일반적인 전자부품 판매점


디바이스마트

IC114

엘레파츠

ICbanQ

Mouser Electronics

DigiKey Electronics

Element14


관련 데이터시트


74LVQ125

QUAD BUS BUFFERS 3-STATE - STMicroelectronics



74LVQ125

Low Voltage Quad Buffer with 3-STATE Outputs - Fairchild Semiconductor



74LVQ125M

QUAD BUS BUFFERS 3-STATE - STMicroelectronics



74LVQ125SC

Low Voltage Quad Buffer with 3-STATE Outputs - Fairchild Semiconductor



74LVQ125SJ

Low Voltage Quad Buffer with 3-STATE Outputs - Fairchild Semiconductor



74LVQ125T

QUAD BUS BUFFERS 3-STATE - STMicroelectronics