

Monolithic N-Channel JFET Duals

**SST5198NL
SST5199NL**

**U5196NL
U5197NL**

**U5198NL
U5199NL**

PRODUCT SUMMARY

Part Number	$V_{GS(off)}$ (V)	$V_{(BR)GSS}$ Min (V)	g_{fs} Min (mS)	I_G Max (pA)	$ V_{GS1} - V_{GS2} $ Max (mV)
U5196NL	-0.7 to -4	-50	1	-15	5
U5197NL	-0.7 to -4	-50	1	-15	5
SST/U5198NL	-0.7 to -4	-50	1	-15	10
SST/U5199NL	-0.7 to -4	-50	1	-15	15

FEATURES

- Anti Latchup Capability
- Monolithic Design
- High Slew Rate
- Low Offset/Drift Voltage
- Low Gate Leakage: 5 pA
- Low Noise
- High CMRR: 100 dB

BENEFITS

- External Substrate Bias—Avoids Latchup
- Tight Differential Match vs. Current
- Improved Op Amp Speed, Settling Time Accuracy
- Minimum Input Error/Trimming Requirement
- Insignificant Signal Loss/Error Voltage
- High System Sensitivity
- Minimum Error with Large Input Signal

APPLICATIONS

- Wideband Differential Amps
- High-Speed, Temp-Compensated, Single-Ended Input Amps
- High Speed Comparators
- Impedance Converters

DESCRIPTION


The SST/U5196NL series of JFET duals are designed for high-performance differential amplification for a wide range of precision test instrumentation applications. This series features tightly matched specs, low gate leakage for accuracy, and wide dynamic range with I_G guaranteed at $V_{DG} = 20$ V.

Pins 4 and 8 of the SST series and pin 4 on the U series part numbers enable the substrate to be connected to a positive, external bias (V_{DD}) to avoid latchup.

The U series in the hermetically-sealed TO-78 package is available with full military processing. The SST series SO-8 package provides ease of manufacturing and the symmetrical pinout prevents improper orientation. The SO-8 package is available with tape-and-reel options for compatibility with automatic assembly methods.

For similar products see the low-noise SST/U401NL series and the low-leakage U421NL/423NL data sheets.


Narrow Body SOIC



Top View

Marking Codes:

SST5198NL - 5198NL
SST5199NL - 5199NL



Top View

U5196NL, U5198NL
U5197NL, U5199NL

ABSOLUTE MAXIMUM RATINGS

Gate-Drain, Gate-Source Voltage	-50 V
Gate Current	50 mA
Lead Temperature (1/16" from case for 10 sec.)	300 °C
Storage Temperature	-65 to 200°C
Operating Junction Temperature	-55 to 150°C

Power Dissipation : Per Side^a 250 mW
Total^b 500 mW

Notes

- a. Derate 2 mW/°C above 85°C
b. Derate 4 mW/°C above 85°C

SST/U5196NL Series

Vishay Siliconix

New Product



SPECIFICATIONS FOR U5196NL AND U5197NL ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Conditions	Typ ^a	Limits				Unit
				U5196NL	U5197NL	Min	Max	
Static								
Gate-Source Breakdown Voltage	$V_{(\text{BR})\text{GSS}}$	$I_G = -1 \mu\text{A}, V_{DS} = 0 \text{ V}$	-57	-50		-50		V
Gate-Source Cutoff Voltage	$V_{GS(\text{off})}$	$V_{DS} = 20 \text{ V}, I_D = 1 \text{ nA}$	-2	-0.7	-4	-0.7	-4	
Saturation Drain Current ^b	I_{DSS}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	3	0.7	7	0.7	7	mA
Gate Reverse Current	I_{GSS}	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$ $T_A = 150^\circ\text{C}$	-10 -20		-25 -50		-25 -50	pA nA
Gate Operating Current	I_G	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $T_A = 125^\circ\text{C}$	-5 -0.8		-15 -15		-15 -15	pA nA
Gate-Source Voltage	V_{GS}	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$	-1.5	-0.2	-3.8	-0.2	-3.8	V
Dynamic								
Common-Source Forward Transconductance	g_{fs}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ $f = 1 \text{ kHz}$	3.0	1	4	1	4	mS
Common-Source Output Conductance	g_{os}		8		50		50	μS
Common-Source Forward Transconductance	g_{fs}	$V_{DS} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $f = 1 \text{ kHz}$	0.8	0.7	1.6	0.7	1.6	mS
Common-Source Output Conductance	g_{os}		1		4		4	μS
Common-Source Input Capacitance	C_{iss}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ $f = 1 \text{ MHz}$	3		6		6	pF
Common-Source Reverse Transfer Capacitance	C_{rss}		1		2		2	
Equivalent Input Noise Voltage	\bar{e}_n	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ kHz}$	11		20		20	$\text{nV}/\sqrt{\text{Hz}}$
Noise Figure	NF	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ $f = 100 \text{ Hz}, R_G = 10 \text{ M}\Omega$			0.5		0.5	dB
Matching								
Differential Gate-Source Voltage	$ V_{GS1}-V_{GS2} $	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$			5		5	mV
Gate-Source Voltage Differential Change with Temperature	$\frac{\Delta V_{GS1}-V_{GS2} }{\Delta T}$	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $T_A = -55 \text{ to } 125^\circ\text{C}$			5		10	$\mu\text{V}/^\circ\text{C}$
Saturation Drain Current Ratio	$\frac{I_{DSS1}}{I_{DSS2}}$	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	0.98	0.95	1	0.95	1	
Transconductance Ratio	$\frac{g_{fs1}}{g_{fs2}}$	$V_{DS} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $f = 1 \text{ kHz}$	0.99	0.97	1	0.97	1	
Differential Output Conductance	$ g_{os1}-g_{os2} $		0.1		1		1	μS
Differential Gate Current	$ I_{G1}-I_{G2} $	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}, T_A = 125^\circ\text{C}$	0.1		5		5	nA
Common Mode Rejection Ratio	CMRR	$V_{DG} = 10 \text{ to } 20 \text{ V}, I_D = 200 \mu\text{A}$	100					dB



SST/U5196NL Series

New Product

Vishay Siliconix

**SPECIFICATIONS FOR SST/U5198NL AND SST/U5199NL
($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)**







Parameter	Symbol	Test Conditions	Typ ^a	Limits				Unit
				SST/U5198NL		SST/U5199NL		
Min	Max	Min	Max					
Static								
Gate-Source Breakdown Voltage	$V_{(\text{BR})\text{GSS}}$	$I_G = -1 \mu\text{A}, V_{DS} = 0 \text{ V}$	-57	-50		-50		V
Gate-Source Cutoff Voltage	$V_{GS(\text{off})}$	$V_{DS} = 20 \text{ V}, I_D = 1 \text{ nA}$	-2	-0.7	-4	-0.7	-4	
Saturation Drain Current ^b	I_{DSS}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	3	0.7	7	0.7	7	mA
Gate Reverse Current	I_{GSS}	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$	-10		-25		-25	pA
		$T_A = 150^\circ\text{C}$	-20		-50		-50	nA
Gate Operating Current	I_G	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$	-5		-15		-15	pA
		$T_A = 125^\circ\text{C}$	-0.8		-15		-15	nA
Gate-Source Voltage	V_{GS}	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$	-1.5	-0.2	-3.8	-0.2	-3.8	V
Dynamic								
Common-Source Forward Transconductance	g_{fs}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ kHz}$	3.0	1	4	1	4	mS
Common-Source Output Conductance	g_{os}		8		50		50	μS
Common-Source Forward Transconductance	g_{fs}	$V_{DS} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $f = 1 \text{ kHz}$	0.8	0.7	1.6	0.7	1.6	mS
Common-Source Output Conductance	g_{os}		1		4		4	μS
Common-Source Input Capacitance	C_{iss}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	3		6		6	pF
Common-Source Reverse Transfer Capacitance	C_{rss}		1		2		2	
Equivalent Input Noise Voltage	\bar{e}_n	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ kHz}$	11					$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
Noise Figure	NF	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ $f = 100 \text{ Hz}, R_G = 10 \text{ M}\Omega$ (U Only)	0.5					dB
Matching								
Differential Gate-Source Voltage	$ V_{GS1} - V_{GS2} $	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$			10		15	mV
Gate-Source Voltage Differential Change with Temperature	$\frac{\Delta V_{GS1} - V_{GS2} }{\Delta T}$	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $T_A = -55 \text{ to } 125^\circ\text{C}$	SST5198NL	15				$\frac{\mu\text{V}}{\text{°C}}$
			SST5199NL	30				
			U Only		20		40	
Saturation Drain Current Ratio	$\frac{I_{DSS1}}{I_{DSS2}}$	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	SST Only	0.97				μS
Transconductance Ratio	$\frac{g_{fs1}}{g_{fs2}}$		U Only		0.95	1	0.95	
Differential Output Conductance	$ g_{os1} - g_{os2} $	$V_{DS} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $f = 1 \text{ kHz}$	SST Only	0.97				
			U Only		0.95	1	0.95	
			SST Only	0.2				
			U Only			1	1	
Differential Gate Current	$ I_{G1} - I_{G2} $	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$, $T_A = 125^\circ\text{C}$	SST Only	0.1				nA
			U Only			5	5	
Common Mode Rejection Ratio	CMRR	$V_{DG} = 10 \text{ to } 20 \text{ V}, I_D = 200 \mu\text{A}$	97					dB







Notes

- a. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
b. Pulse test: PW ≤ 300 μs duty cycle ≤ 3%.

NQF

TYPICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)



TYPICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)
Transfer Characteristics

Gate-Source Differential Voltage vs. Drain Current

Voltage Differential with Temperature vs. Drain Current

Common Mode Rejection Ratio vs. Drain Current

Circuit Voltage Gain vs. Drain Current

On-Resistance vs. Drain Current


TYPICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

