



## UNIVERSAL 4-BIT SHIFT REGISTER


### DESCRIPTION

The T54LS195A/T74LS195A is high speed 4-Bit Shift Register offering typical shift frequencies of 50 MHz. It is useful for a wide variety of register and counting application. It utilized the Schottky diode clamped process to achieve high speeds and is fully compatible with all SGS TTL product.

- TYPICAL SHIFT REGISTER FREQUENCY OF 40 MHz
- ASYNCHRONOUS MASTER RESET
- J,K INPUTS TO FIRST STAGE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


### PIN NAMES

$\overline{PE}$	Parallel Enable (Active LOW) input
$P_0$ - $P_3$	Parallel Data Inputs
J	First Stage J (Active HIGH) Input
$\overline{K}$	First Stage K (Active LOW) Input
CP	Clock (Active HIGH Going Edge) Input
$\overline{MR}$	Master Reset (Active LOW) Input
$Q_0$ - $Q_3$	Parallel Outputs
$\overline{Q}_3$	Complementary Last Stage Output




### PIN CONNECTION (top view)

#### DUAL IN LINE



PC-0137

#### CHIP CARRIER




PC-0099

NC = No Internal Connection



## LOGIC SYMBOL AND LOGIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	-0.5 to 7	V
$V_I$	Input Voltage, Applied to Input	-0.5 to 15	V
$V_O$	Output Voltage, Applied to Output	-0.5 to 10	V
$I_I$	Input Current, Into Inputs	-30 to 5	mA
$I_O$	Output Current, Into Outputs	30	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## GUARANTEED OPERATING RANGES

Part Numbers	Supply Voltage			Temperature
	Min	Typ	Max	
T54LS195AD2	4.5 V	5.0 V	5.5 V	-55°C to +125°C
T74LS195AXX	4.75 V	5.0 V	5.25 V	0°C to +70°C

XX = package type.



## TRUTH TABLE

OPERATIONS	INPUTS					OUTPUTS				
	MR	PE	J	K	P <sub>n</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>3</sub> <sup>̄</sup>
Asynchronous Reset	L	X	X	X	X	L	L	L	L	H
Shift, Set First Stage	H	h	h	h	X	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>2</sub> <sup>̄</sup>
Shift, Reset First Stage	H	h	l	l	X	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>2</sub>
Shift, Toggle First Stage	H	h	h	l	X	q <sub>0</sub> <sup>̄</sup>	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>2</sub> <sup>̄</sup>
Shift, Retain First Stage	H	h	l	h	X	q <sub>0</sub>	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>2</sub>
Parallel Load	H	l	X	X	P <sub>n</sub>	p <sub>0</sub>	p <sub>1</sub>	p <sub>2</sub>	p <sub>3</sub>	p <sub>3</sub> <sup>̄</sup>

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

l = LOW voltage level one set-up time prior to the LOW to HIGH clock transition

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition

P<sub>n</sub> (q<sub>n</sub>) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

## FUNCTIONAL DESCRIPTION

The Logic Diagram and Truth Table indicate the functional characteristics of the LS195A Shift register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195A has not two primary modes of operation, shift right (Q<sub>0</sub>→Q<sub>1</sub>) and parallel load which are controlled by the state of the Parallel Enable (PE) input. When the PE input is HIGH, serial data enters the first flip-flop Q<sub>0</sub> via the J and K inputs and is shifted one bit in the direction Q<sub>0</sub>→Q<sub>1</sub>→Q<sub>2</sub>→Q<sub>3</sub> following each LOW to HIGH clock transition. The JK inputs provide the flexibility of the JK type input for special applications, and the simple D type in-

put for general applications by tying the two pins together. When the PE input is LOW, the LS195A appears as four common clocked D flip-flop. The data on the parallel inputs P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub> is transferred to the respective Q<sub>0</sub>, Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3</sub> outputs to the P<sub>n-1</sub> inputs and holding the PE input LOW. All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the J, K, P<sub>n</sub> and PE inputs for logic operation - except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition.



## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter		Limits			Test Conditions (Note 1)	Units
			Min.	Typ.	Max.		
$V_{IH}$	Input HIGH Voltage		2.0			Guaranteed input HIGH Voltage for all Inputs	V
$V_{IL}$	Input LOW Voltage	54			0.7	Guaranteed input LOW Voltage for all Inputs	V
		74			0.8		
$V_{CD}$	Input Clamp Diode Voltage			-0.65	-1.5	$V_{CC} = \text{MIN}, I_{IN} = -18\text{mA}$	V
$V_{OH}$	Output HIGH Voltage	54	2.5	3.4		$V_{CC} = \text{MIN}, I_{OH} = -400\mu\text{A}, V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	V
		74	2.7	3.4			
$V_{OL}$	Output LOW Voltage	54,74		0.25	0.4	$I_{OL} = 12\text{mA}$ $V_{CC} = \text{MIN}, V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	V
		74		0.35	0.5	$I_{OL} = 24\text{mA}$	
$I_{IH}$	Input HIGH Current				20 0.1	$V_{CC} = \text{MAX}, V_{IN} = 2.7\text{V}$ $V_{CC} = \text{MAX}, V_{IN} = 7.0\text{V}$	$\mu\text{A}$ mA
$I_{IL}$	Input LOW Current				-0.4	$V_{CC} = \text{MAX}, V_{IN} = 0.4\text{V}$	mA
$I_{OS}$	Output Short Circuit Current (Note 2)		-20		-100	$V_{CC} = \text{MAX}, V_{OUT} = 0\text{V}$	mA
$I_{CC}$	Power Supply Current			14	21	$V_{CC} = \text{MAX}$	mA

## AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
$f_{MAX}$	Shift Frequency	30	40		Fig. 1	ns
$t_{PLH}$	Propagation Delay, Clock to Output		14	22	Fig. 1	ns
$t_{PHL}$			17	26		
$t_{PHL}$	Propagation Delay, MR to Output		19	30	Fig. 3	ns

### Notes:

- 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2) Not more than one output should be shorted at a time.
- 3) Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $T_A = 25^\circ\text{C}$



## AC SET-UP REQUIREMENTS: $T_A = 25^\circ\text{C}$

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
$t_W(\text{CP})$	Clock Pulse Width	16	7		Fig. 1	ns
$t_S(\text{Data})$	Set-up Time Data to Clock	15	11		Fig. 2	ns
$t_H(\text{Data})$	Hold Time Data to Clock	0				ns
$t_S(\text{S})$	Set-up Time $\overline{\text{PE}}$ Control to Clock	25	18		Fig. 4	ns
$t_H(\text{S})$	Hold Time $\overline{\text{PE}}$ Control to Clock	0				ns
$t_W(\overline{\text{MR}})$	Master Reset Pulse Width	12	8		Fig. 3	ns
$t_{\text{rec}}(\overline{\text{MR}})$	Recovery Time Master Reset to Clock	25	6			ns
$t_{\text{release}}$	$\overline{\text{PE}}$			10		ns

## DEFINITION OF TERMS:

**SET-UP TIME ( $t_S$ )** - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


**HOLD TIME ( $t_H$ )** - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

**RECOVERY TIME ( $t_{\text{rec}}$ )** - is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to be recognized and transfer HIGH Data to the Q outputs.

## AC WAVEFORMS


The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1 Clock to Output Delays and Clock Pulse Width



Conditions:  $\overline{\text{J}} = \overline{\text{PE}} = \overline{\text{MR}} = \text{H}$   
 $\overline{\text{K}} = \text{L}$

Fig. 2 Set-up ( $t_S$ ) and Hold ( $t_H$ ) Time for Serial Data (J & K) and Parallel Data ( $P_0, P_1, P_2, P_3$ )




Conditions:  $\overline{\text{MR}} = \text{H}$   
 \* J and K set-up time affects  $Q_0$  only




## AC WAVEFORMS (continued)

Fig. 3 Master Reset Pulse Width,  
Master Reset to Output Delay and  
Master Reset to Clock Recovery Time



Other Conditions:  $\overline{PE} = L$   
 $P_0 = P_1 = P_2 = P_3 = H$

Fig. 4 Set-up ( $t_s$ ) and Hold ( $t_h$ ) Time for  $\overline{PE}$  Input



Conditions:  $\overline{MR} = H$   
 \*  $Q_0$  state will be determined by J and  $\overline{K}$  input